US5874995A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MPEG video decoder having a high bandwidth memory for use in decoding interlaced and progressive signals
Assignee: Panasonic Corp of North America
•
Filing: 1997-09-02
•
Granted: 1999-02-23
•
Expires: 2017-09-02
Abstract
Abstract A decoder for a video signal encoded according to the MPEG-2 standard processes either interlace scan signals or progressive scan signals by dynamically reconfiguring a single high-bandwidth memory. The memory is used to hold 1) the input bit-stream, 2) first and second reference frames used for motion compensated processing, and 3) image data representing a field that is currently being decoded. The decoder includes circuitry which stores and fetches the bit-stream data, fetches the reference frame data, stores the image data for the field that is currently being decoded in block format and fetches this image data for conversion to raster-scan format. This circuitry also detects whether the signal is in interlace or progressive format from the input data stream. When an interlace format signal is being decoded, the memory is partitioned in one configuration and when a progressive format signal is being decoded, the memory is partitioned in another configuration.
Inventors
- 👤 Saiprasad V. Naimpally
- 👤 Shuji Inoue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 03:30
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/24; H04N7/52; H04N7/54; H04N7/56; H04N19/00; H04N19/10; H04N19/169; H04N19/17; H04N19/174; H04N19/42; H04N19/423; H04N19/436; H04N19/44; H04N19/60; H04N19/61; H04N19/102; H04N19/13; H04N19/90; H04N19/91; H04N21/00; H04N21/40; H04N21/41; H04N21/426; H04N5/00; H04N5/04; H04N7/01; H04N7/0117; H04N7/012
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
346 words
Apparatus of decoding a variable length encoded data stream including a plurality of variable length encoded data values representing a plurality of image frames the variable length encoded data values being arranged in sequence records, each sequence record including variable length encoded data values representing a plurality of images, wherein each sequence record of the variable length encoded data stream includes a header and each sequence record represents either an interlaced signal which is to be displayed in interlaced format or a progressive signal which is to be displayed in progressive format, the apparatus comprising: a memory having a configuration which partitions the memory into sections; means for receiving the variable length encoded data stream and for storing the variable length encoded data stream into a first one of the sections of the memory; decoding means including: means for fetching the variable length encoded data stream from the first section of the memory; means for processing the fetched variable length encoded data stream to produce first decoded values; means for processing the sequence headers from the fetched variable length encoded data stream to produce a control signal which indicates whether the first decoded values are to be displayed in progressive format or in interlaced format; means for fetching reference image data from a second one of the sections of the memory; means for combining the fetched reference image data with the first decoded values to produce second decoded values which represent the current image; and means for storing the second decoded values in a third one of the sections of the memory; means for fetching image data from one of the second and third sections of the memory, for display; and memory configuration means, responsive to the control signal, for changing the configuration of the memory between a configuration appropriate for decoding and displaying the interlaced signal and a configuration appropriate for decoding and displaying the progressive signal by changing relative amounts of memory allocated to said first section of the memory and to one of the said second and third sections of the memory, respectively.
Claim 2
Dependent Claim
346 words
Apparatus of decoding a variable length encoded data stream including a plurality of variable length encoded data values representing a plurality of image frames the variable length encoded data values being arranged in sequence records, each sequence record including variable length encoded data values representing a plurality of images, wherein each sequence record of the variable length encoded data stream includes a header and each sequence record represents either an interlaced signal which is to be displayed in interlaced format or a progressive signal which is to be displayed in progressive format, the apparatus comprising: a memory having a configuration which partitions the memory into sections; means for receiving the variable length encoded data stream and for storing the variable length encoded data stream into a first one of the sections of the memory; decoding means including: means for fetching the variable length encoded data stream from the first section of the memory; means for processing the fetched variable length encoded data stream to produce first decoded values; means for processing the sequence headers from the fetched variable length encoded data stream to produce a control signal which indicates whether the first decoded values are to be displayed in progressive format or in interlaced format; means for fetching reference image data from a second one of the sections of the memory; means for combining the fetched reference image data with the first decoded values to produce second decoded values which represent the current image; and means for storing the second decoded values in a third one of the sections of the memory; means for fetching image data from one of the second and third sections of the memory, for display; and memory configuration means, responsive to the control signal, for changing the configuration of the memory between a configuration appropriate for decoding and displaying the interlaced signal and a configuration appropriate for decoding and displaying the progressive signal by changing relative amounts of memory allocated to said first section of the memory and to one of the said second and third sections of the memory, respectively.
Claim 3
Dependent Claim
63 words
Apparatus according to claim 1, wherein the memory configuration means adds memory to the first one of the sections of the memory and deletes memory from the third one of the sections of memory when changing the configuration of the memory from the configuration appropriate for decoding and displaying the interlaced signal to the configuration appropriate for decoding and displaying the progressive signal.
Claim 4
Dependent Claim
73 words
Apparatus according to claim 2, wherein the memory configuration means adds an amount of memory which holds approximately one-quarter frame of pixel data to the first one of the sections and deletes a corresponding amount of memory from the third one of the sections when changing the configuration of the memory from the configuration appropriate for decoding and displaying the interlaced signal to the configuration appropriate for decoding and displaying the progressive signal.
Claim 5
Dependent Claim
82 words
Apparatus according to claim 2, wherein the memory configuration means adds an amount of memory to the first one of the sections which is sufficient to increase the first one of the sections in size by approximately fifty percent and deletes a corresponding amount of memory from the third one of the sections when changing the configuration of the memory from the configuration appropriate for decoding and displaying the interlaced signal to the configuration appropriate for decoding and displaying the progressive signal.
Claim 6
Dependent Claim
267 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames of a video signal, the data stream including a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing either an interlaced signal which is to be displayed in interlaced format or a progressive signal which is to be displayed in progressive format, the apparatus comprising: a memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal, the scan-type control signal indicating whether the data stream is to be decoded to produce progressive format image data or interlaced format image data, and which stores the decoded image that represents the current image into a second one of the memory areas in block format; a block to raster converter, which retrieves the decoded image from the memory in block format and which converts the decoded images from block format to raster format; and circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to said first and second memory areas, respectively.
Claim 7
Dependent Claim
267 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames of a video signal, the data stream including a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing either an interlaced signal which is to be displayed in interlaced format or a progressive signal which is to be displayed in progressive format, the apparatus comprising: a memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal, the scan-type control signal indicating whether the data stream is to be decoded to produce progressive format image data or interlaced format image data, and which stores the decoded image that represents the current image into a second one of the memory areas in block format; a block to raster converter, which retrieves the decoded image from the memory in block format and which converts the decoded images from block format to raster format; and circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to said first and second memory areas, respectively.
Claim 8
Dependent Claim
271 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames, wherein the data stream includes a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing one of an interlaced scan image sequence and a progressive scan image sequence which is to be displayed in interlaced format, the apparatus comprising: a memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded current image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal, the scan-type control signal indicating whether the data stream represents the interlaced scan image sequence or the progressive scan image sequence, and which stores blocks of the decoded image data, that represent respective portions of the current image, into a second one of the memory areas, as the blocks of decoded image data are produced; a block to raster converter, which fetches blocks of decoded image data from the second memory area and converts the decoded images from block format to raster format; and circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to the first and second memory areas, respectively.
Claim 9
Dependent Claim
271 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames, wherein the data stream includes a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing one of an interlaced scan image sequence and a progressive scan image sequence which is to be displayed in interlaced format, the apparatus comprising: a memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded current image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal, the scan-type control signal indicating whether the data stream represents the interlaced scan image sequence or the progressive scan image sequence, and which stores blocks of the decoded image data, that represent respective portions of the current image, into a second one of the memory areas, as the blocks of decoded image data are produced; a block to raster converter, which fetches blocks of decoded image data from the second memory area and converts the decoded images from block format to raster format; and circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to the first and second memory areas, respectively.
Claim 10
Dependent Claim
41 words
The apparatus for decoding the data stream according to claim 5 further comprising: means for fetching reference image data from a third one of the memory areas; and means for using the fetched reference image data to produce the decoded values.
Claim 11
Dependent Claim
32 words
The apparatus for decoding the data stream according to claim 5 wherein each of the decoded values is a fully decoded image pixel value that may be retrieved to display a scene.
Claim 12
Dependent Claim
65 words
The apparatus for decoding the data stream according to claim 6 further comprising: means for fetching reference image data from a third one of the memory areas; and means for using the fetched reference image data to produce the decoded values during a first time interval and for providing the fetched reference image data to the block to raster converter during a second time interval.
Claim 13
Dependent Claim
32 words
The apparatus for decoding the data stream according to claim 6 wherein each of the decoded values is a fully decoded image pixel value that may be retrieved to display a scene.
Claim 14
Dependent Claim
294 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames of a video signal, the data stream including a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing one of an interlaced scan image and a progressive scan image which is to be displayed in interlaced format, the apparatus comprising: memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal the scan-type control signal indicating whether the data stream represents the interlaced scan image or the progressive scan image, and which stores the decoded image data, representing the current image, as the decoded image data is produced, in a second one of the memory areas; circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to the first and second memory areas, respectively; and a block to raster converter, which converts the decoded images from block format to raster format, wherein when the scan-type control signal indicates that the data stream represents a progressive scan image, the block to raster converter fetches blocks of contiguous lines for each frame to be displayed and processes for display, only alternate ones of the lines from each fetched block.
Claim 15
Dependent Claim
294 words
Apparatus for decoding a data stream including a plurality of variable length encoded data values representing a plurality of image frames of a video signal, the data stream including a plurality of sequence records, each sequence record having a header and each sequence record containing variable length encoded data values representing one of an interlaced scan image and a progressive scan image which is to be displayed in interlaced format, the apparatus comprising: memory, having a configuration which defines a partitioning of the memory into distinct memory areas; an input circuit which receives the data stream and stores the data stream into a first one of the memory areas; a decoder which processes the received data stream to produce data representing a decoded image in block format, which processes the sequence headers of the received data stream to generate a scan-type control signal the scan-type control signal indicating whether the data stream represents the interlaced scan image or the progressive scan image, and which stores the decoded image data, representing the current image, as the decoded image data is produced, in a second one of the memory areas; circuitry which configures the memory to allocate data areas suitable for decoding signals in either the progressive format or the interlaced format, responsive to the scan-type control signal by changing relative amounts of memory allocated to the first and second memory areas, respectively; and a block to raster converter, which converts the decoded images from block format to raster format, wherein when the scan-type control signal indicates that the data stream represents a progressive scan image, the block to raster converter fetches blocks of contiguous lines for each frame to be displayed and processes for display, only alternate ones of the lines from each fetched block.
Claim 16
Dependent Claim
33 words
The apparatus for decoding the data stream according to claim 1 wherein each of the second decoded values is a fully decoded image pixel value that may be retrieved to display a scene.
References Cited (Backward Citations)
US4766431A
Cited
US5239628A
Cited
US4698674A
Cited
US4825287A
Cited
US4758881A
Cited
US5136662A
Cited
US5369444A
Cited
EP0503956A2
Cited
US5379356A
Cited
US5298997A
Cited
US5379351A
Cited
US5253041A
Cited
EP0591695A1
Cited
US5442402A
Cited
US5373323A
Cited
US5386237A
Cited
US5579052A
Cited
US5329365A
Cited
US5479212A
Cited
US5398072A
Cited
US5548709A
Cited
US5576765A
Cited
US5557538A
Cited
US5623314A
Cited
US5675387A
Cited
US5614952A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-02-22 | 2002-08-24 | 2003-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-02-22 | 2006-08-24 | 2007-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-02-22 | 2010-08-24 | 2011-02-23 | $7700.00 | Window Closed / Lapsed |