US5557538A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MPEG decoder
Assignee: Qualcomm Technologies International Ltd
•
Filing: 1994-05-18
•
Granted: 1996-09-17
•
Expires: 2014-05-18
Abstract
Abstract An MPEG decoder which distributes the processing load to a plurality of processors and units including an external memory and a bus interface unit, a de-multiplexing data processor, an image data processor, an inverse transform and reconstruction processor, and a prediction calculation unit. A video post-processing unit generates video data, and a serial port unit provides an output for audio data.
Inventors
- 👤 Refael Retter
- 👤 Moshe Bublil
- 👤 Gad Shavit
- 👤 Aharon Gill
- 👤 Ricardo Jaliff
- 👤 Ram Ofir
- 👤 Alon Boner
- 👤 Oded Ilan
- 👤 Eliezer Hassut
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 13:35
CPC Classifications
H; H04; H04N; H04N21/00; H04N21/40; H04N21/41; H04N21/426; H04N19/00; H04N19/42; H04N19/60; H04N19/61; H04N21/43; H04N21/4302; H04N21/4305; H04N21/44; H04N21/4402
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
177 words
A decoder for multimedia encoded data of multiframe motion pictures comprising an external memory for storing and transferring data in a repetitive pattern, a bus interface unit for interfacing with a host system, a de-multiplexing data processor interconnected with said bus/interface unit for demultiplexing video and audio coded data from said host system and processing said data for transfer to other units of the decoder, an image data processor interconnected with said de-multiplexing data processor for video signal decoding, an inverse transform and reconstruction processor interconnected with said image data processor for executing de-scaling, de-quantization, and inverse transformation of decoded video signals, a prediction calculation unit interconnected with said external memory for calculating prediction blocks from two reference pictures data stored in said external memory and generating a prediction block by interpolation of reference picture data blocks, a video post-processing unit interconnected with said inverse transform and reconstruction processor and said external memory for generating video display data, and a serial port unit interconnected with said processors and said external memory for serial output of audio data.
Claim 2
Dependent Claim
177 words
A decoder for multimedia encoded data of multiframe motion pictures comprising an external memory for storing and transferring data in a repetitive pattern, a bus interface unit for interfacing with a host system, a de-multiplexing data processor interconnected with said bus/interface unit for demultiplexing video and audio coded data from said host system and processing said data for transfer to other units of the decoder, an image data processor interconnected with said de-multiplexing data processor for video signal decoding, an inverse transform and reconstruction processor interconnected with said image data processor for executing de-scaling, de-quantization, and inverse transformation of decoded video signals, a prediction calculation unit interconnected with said external memory for calculating prediction blocks from two reference pictures data stored in said external memory and generating a prediction block by interpolation of reference picture data blocks, a video post-processing unit interconnected with said inverse transform and reconstruction processor and said external memory for generating video display data, and a serial port unit interconnected with said processors and said external memory for serial output of audio data.
Claim 3
Dependent Claim
41 words
The decoder as defined by claim 1 and further including a memory control unit interconnected with said demultiplexing data processor and said image data processor for managing said external memory by generating control signals and addresses and for generating refresh cycles.
Claim 4
Dependent Claim
25 words
The decoder as defined by claim 1 and further including a clock unit for generating an internal processing clock for all elements of said decoder.
References Cited (Backward Citations)
US4293920A
Cited
US5206859A
Cited
US5301191A
Cited
US5379356A
Cited
US5257113A
Cited
US5428403A
Cited
US5414469A
Cited
US5394189A
Cited
US5319447A
Cited
US5371547A
Cited
US5432900A
Cited
US5377266A
Cited
US5392223A
Cited
US5379070A
Cited
US5325423A
Cited
US5396497A
Cited
US5410556A
Cited
US5422674A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-17 | 2000-03-18 | 2000-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-17 | 2004-03-18 | 2004-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-17 | 2008-03-18 | 2008-09-17 | $7700.00 | Window Closed / Lapsed |