Patent US5859962A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5859962A Expired / Lapsed US ⏱️ 0.0 years remaining

Automated verification of digital design

Assignee: Teradata US Inc
•
Filing: 1995-12-21
•
Granted: 1999-01-12
•
Expires: 2015-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for verifying design of a digital system. A digital system, which receives input vectors and produces output vectors, is simulated. The invention generates a sequence of synthesized input vectors, and applies them to the simulated system. These input vectors cause changes in internal variables, and the output vectors. The invention also independently computes the values which internal variables and output vectors are expected to assume. The invention then compares the simulated internal and output variables with the computed values. If they agree, the simulation is assumed to function properly.

Inventors

  • 👤 Donald G. Tipon
  • 👤 Steven J. Schlesinger
  • 👤 Chinh Kim Nguyen
  • 👤 Darrin J. Marshall

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 17:47
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/263

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 75 words
In a computer simulation of a digital system, which produces a trace file which contains output vectors indicative of states of the system, the improvement comprising: a) extracting a set of primary vectors from the output vectors, which primary vectors comprise a reduced set of the output vectors; and b) deriving secondary vectors from data contained within the trace file, through a procedure independent of said simulation; and c) comparing secondary vectors with primary vectors.
Claim 2
Dependent Claim 75 words
In a computer simulation of a digital system, which produces a trace file which contains output vectors indicative of states of the system, the improvement comprising: a) extracting a set of primary vectors from the output vectors, which primary vectors comprise a reduced set of the output vectors; and b) deriving secondary vectors from data contained within the trace file, through a procedure independent of said simulation; and c) comparing secondary vectors with primary vectors.
Claim 3
Dependent Claim 92 words
Apparatus for analyzing a digital system which receives input vectors, and produces output vectors, comprising: a) means for generating a set of input vectors, without human intervention; b) simulation means, for simulating operation of the digital system, which i) accepts the input vectors and ii) produces first output vectors, based on the input vectors; c) analysis means, which i) accepts the input vectors; ii) predicts response of the digital system to the input vectors, iii) produces second output vectors, indicative of the response; and iv) compares the first and second output vectors.
Claim 4
Dependent Claim 92 words
Apparatus for analyzing a digital system which receives input vectors, and produces output vectors, comprising: a) means for generating a set of input vectors, without human intervention; b) simulation means, for simulating operation of the digital system, which i) accepts the input vectors and ii) produces first output vectors, based on the input vectors; c) analysis means, which i) accepts the input vectors; ii) predicts response of the digital system to the input vectors, iii) produces second output vectors, indicative of the response; and iv) compares the first and second output vectors.
Claim 5
Dependent Claim 58 words
In the simulation of a digital system, wherein a record of vectors produced by the system are stored in a trace file, the improvement comprising: a) extracting from the trace file a subset of vectors; b) independent of the simulation, deriving predicted values of the subset of the vectors; and c) comparing the predicted values with the subset.
Claim 6
Dependent Claim 58 words
In the simulation of a digital system, wherein a record of vectors produced by the system are stored in a trace file, the improvement comprising: a) extracting from the trace file a subset of vectors; b) independent of the simulation, deriving predicted values of the subset of the vectors; and c) comparing the predicted values with the subset.
Claim 7
Dependent Claim 24 words
Improvement according to claim 3, and further comprising the step of d) identifying vectors in the subset which fail to match the predicted values.
Claim 8
Dependent Claim 24 words
Improvement according to claim 3, and further comprising the step of: d) estimating fraction of logic gates of the digital system which were tested.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-01-11 2002-07-13 2003-01-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-01-11 2006-07-13 2007-01-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-01-11 2010-07-13 2011-01-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag