Patent US5859544A successfully refreshed from Google Patents.
US5859544A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic configurable elements for programmable logic devices
Assignee: Altera Corp
•
Filing: 1996-09-05
•
Granted: 1999-01-12
•
Expires: 2016-09-05
Abstract
Abstract A programmable logic device using dynamic programmable elements to store configuration data is refreshed by periodic writing of configuration data from the source memory into the dynamic programmable elements. The invention takes advantage of smaller sized dynamic programmable elements and eliminates the need to perform tedious read/sense operation for each refresh cycle.
Inventors
- 👤 Kevin Alan Norman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 08:13
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G11C7/00; G11C7/10; G11C7/1015; G11C7/1045; H03K19/1776; H03K19/1778
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
179 words
A dynamic programmable logic system comprising: a programmable logic device having a plurality of dynamic programmable elements for dynamic storage of configuration data; a source memory circuit provided in a separate device external to the programmable logic device, said source memory circuit for storing the configuration data; and a controller coupled to the programmable logic device and the source memory circuit, the controller for controlling an interface between the programmable logic device and the source memory circuit. wherein, the plurality of dynamic programmable elements inside the programmable logic device are refreshed at a predetermined rate by periodically writing the configuration data from the source memory circuit into the programmable logic device, thereby eliminating a need for sense and read operations is for refresh purposes, wherein the interface comprises: a data bus coupled between the source memory circuit and the programmable logic device; a clock interconnect line coupled between the controller and the programmable logic device; and a synch interconnect line coupled between the controller and the programmable logic device to facilitate loading of data into the programmable logic device.
Claim 2
Dependent Claim
179 words
A dynamic programmable logic system comprising: a programmable logic device having a plurality of dynamic programmable elements for dynamic storage of configuration data; a source memory circuit provided in a separate device external to the programmable logic device, said source memory circuit for storing the configuration data; and a controller coupled to the programmable logic device and the source memory circuit, the controller for controlling an interface between the programmable logic device and the source memory circuit. wherein, the plurality of dynamic programmable elements inside the programmable logic device are refreshed at a predetermined rate by periodically writing the configuration data from the source memory circuit into the programmable logic device, thereby eliminating a need for sense and read operations is for refresh purposes, wherein the interface comprises: a data bus coupled between the source memory circuit and the programmable logic device; a clock interconnect line coupled between the controller and the programmable logic device; and a synch interconnect line coupled between the controller and the programmable logic device to facilitate loading of data into the programmable logic device.
Claim 3
Dependent Claim
35 words
The dynamic programmable logic system of claim 1 wherein the synch interconnect line comprises a horizontal synch signal and a vertical synch signal for controlling the loading of configuration data into the programmable logic device.
Claim 4
Dependent Claim
48 words
The dynamic programmable logic system of claim 1 wherein the programmable logic device further comprises: a plurality of data registers coupled to the data bus, synch and clock interconnect lines and configured to serially receive configuration data in response to signals on said synch and clock interconnect lines.
Claim 5
Dependent Claim
50 words
The dynamic programmable logic system of claim 1 further comprises: a second data bus coupled between the controller and the source memory circuit; an address bus coupled between the controller and the source memory circuit; and a write enable interconnect line coupled between the controller and the source memory circuit.
Claim 6
Dependent Claim
37 words
The dynamic programmable logic system of claim 4 further comprising a system interface bus configured to down load configuration data from a data processing unit to the source memory circuit in response to a system clock signal.
Claim 7
Dependent Claim
56 words
The dynamic programmable logic system of claim 1 further comprises: a clock generator coupled to the controller, the clock generator being configured to generate and supply a clock signal to the controller; and a counter coupled to the source memory circuit, the counter being configured to generate and supply address signals to the source memory circuit.
Claim 8
Dependent Claim
29 words
The dynamic programmable logic system of claim 6 wherein the source memory circuit, the controller, the clock generator and the counter are all implemented by another programmable logic device.
References Cited (Backward Citations)
US4717912A
Cited
US4546273A
Cited
US5317212A
Cited
US5396452A
Cited
US5423388A
Cited
US5581198A
Cited
US5640106A
Cited
US5640107A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-11 | 2002-07-13 | 2003-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-11 | 2006-07-13 | 2007-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-11 | 2010-07-13 | 2011-01-12 | $7700.00 | Window Closed / Lapsed |