US5858873A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit having amorphous silicide layer in contacts and vias and method of manufacture thereof
Assignee: Bell Semiconductor LLC
•
Filing: 1997-03-12
•
Granted: 1999-01-12
•
Expires: 2017-03-12
Abstract
Abstract An integrated circuit, a contact and a method of manufacture therefor. The integrated circuit has a silicon substrate with a recess formed therein that provides an environment within which the contact is formed. The contact includes: (1) an adhesion layer deposited on an inner surface of the recess, (2) an amorphous layer, deposited over the adhesion layer within the recess and (3) a central plug, composed of a conductive material, deposited at least partially within the recess, the silicide layer being amorphous to prevent the conductive material from passing through the amorphous silicide layer to contact the adhesion layer thereby to prevent junction leakage.
Inventors
- 👤 Susan C. Vitkavage
- 👤 Daniel J. Vitkavage
- 👤 Sailesh M. Merchant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 03:37
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10W20/035; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10P; H10P14/00; H10P14/40; H10P14/412; H10P14/414; H10W20/056
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
84 words
A method of manufacturing a contact in an integrated circuit, said integrated circuit having a silicon substrate with a recess formed therein, said method comprising the steps of: first depositing an adhesion layer on an inner surface of said recess; next depositing an amorphous layer over said adhesion layer within said recess; and subsequently depositing a central plug composed of a conductive material at least partially within said recess, said amorphous layer inhibiting a metal said central plug from diffusing into said silicon substrate.
Claim 2
Independent Claim
84 words
A method of manufacturing a contact in an integrated circuit, said integrated circuit having a silicon substrate with a recess formed therein, said method comprising the steps of: first depositing an adhesion layer on an inner surface of said recess; next depositing an amorphous layer over said adhesion layer within said recess; and subsequently depositing a central plug composed of a conductive material at least partially within said recess, said amorphous layer inhibiting a metal said central plug from diffusing into said silicon substrate.
Claim 3
Dependent Claim
24 words
The method as recited in claim 1 wherein said step of depositing said adhesion layer comprises the step of depositing a layer of titanium.
Claim 4
Dependent Claim
44 words
The method as recited in claim 1 wherein said step of first depositing comprises the step of first depositing said adhesion layer by physical vapor deposition and said step of subsequently depositing comprises the step of depositing said central plug by physical vapor deposition.
Claim 5
Dependent Claim
24 words
The method as recited in claim 1 wherein said step of depositing said amorphous layer comprises the step of depositing a tungsten silicide layer.
Claim 6
Dependent Claim
38 words
The method as recited in claim 1 wherein said step of depositing said amorphous layer comprises the step of depositing an amorphous silicide layer including an element selected from the group consisting of zirconium, molybdenum, tantalum or cobalt.
Claim 7
Dependent Claim
26 words
The method as recited in claim 1 wherein said step of next depositing comprises the step of next depositing said amorphous layer by physical vapor deposition.
Claim 8
Dependent Claim
23 words
The method as recited in claim 1 wherein said step of depositing said central plug comprises the step of depositing an aluminum-alloy plug.
References Cited (Backward Citations)
US4960732A
Cited
US4800176A
Cited
US4962414A
Cited
US5371041A
Cited
US5106781A
Cited
US4976839A
Cited
US4957777A
Cited
US5420074A
Cited
US5380678A
Cited
US5332691A
Cited
US5451545A
Cited
US5397742A
Cited
US5451551A
Cited
US5529955A
Cited
US5585308A
Cited
US5591671A
Cited
US5514908A
Cited
US5504038A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-11 | 2002-07-13 | 2003-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-11 | 2006-07-13 | 2007-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-11 | 2010-07-13 | 2011-01-12 | $7700.00 | Window Closed / Lapsed |