Patent US5856943A successfully refreshed from Google Patents.
US5856943A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Scalable flash EEPROM memory cell and array
Assignee: Integrated Memory Technologies Inc
•
Filing: 1997-03-27
•
Granted: 1999-01-05
•
Expires: 2017-03-27
Abstract
Abstract A scalable flash EEPROM cell has a semiconductor substrate with a drain and a source and a channel therebetween. A select gate is positioned over a portion of the channel and is insulated therefrom. A floating gate has a first portion over the select gate and insulated therefrom, and a second portion over a second portion of the channel and over the source, and is between the select gate and the source. A control gate is over the floating gate and is insulated therefrom. A memory array using this memory cell is also disclosed.
Inventors
- 👤 Ching-Shi Jeng
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:42
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0425; G11C16/0433; G11C16/0491; H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/6891; H10D30/6892; H10D64/00; H10D64/01; H10D64/031; H10D64/035
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
139 words
A method of programming a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a second positive voltage to said select gate causing electrons to flow in said channel between said drain and source; and applying a third positive voltage to said control gate of sufficient magnitude to cause a voltage on said floating gate causing hot electron injection of said electrons flowing in said channel to be injected onto said floating gate.
Claim 2
Independent Claim
139 words
A method of programming a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a second positive voltage to said select gate causing electrons to flow in said channel between said drain and source; and applying a third positive voltage to said control gate of sufficient magnitude to cause a voltage on said floating gate causing hot electron injection of said electrons flowing in said channel to be injected onto said floating gate.
Claim 3
Dependent Claim
17 words
The method of claim 1 further comprising: applying a voltage substantially close to ground to said drain.
Claim 4
Independent Claim
109 words
A method of erasing a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a ground voltage to said select gate; and applying a ground voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 5
Independent Claim
109 words
A method of erasing a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a ground voltage to said select gate; and applying a ground voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 6
Independent Claim
119 words
A method of erasing a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a second voltage, to said select gate, wherein said second voltage is no more than ground voltage; and applying a negative voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 7
Independent Claim
119 words
A method of erasing a floating gate memory transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: applying a first positive voltage to said source; applying a second voltage, to said select gate, wherein said second voltage is no more than ground voltage; and applying a negative voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 8
Dependent Claim
12 words
The method of claim 4 wherein said second voltage is ground voltage.
Claim 9
Dependent Claim
13 words
The method of claim 4 wherein said second voltage is a negative voltage.
Claim 10
Dependent Claim
53 words
The method of claim 1 wherein said step of applying a third positive voltage further comprises: varying said third positive voltage applied to said control gate to vary the amount of hot electrons injected onto said floating gate to program said floating gate memory transistor to one of a plurality of bit levels.
Claim 11
Independent Claim
200 words
A method of programming a floating gate memory transistor to one of a plurality of different bit levels, said transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: erasing said floating gate memory transistor to an erased state; applying a first positive voltage to said source; applying a second positive voltage to said select gate causing electrons to flow in said channel between said drain and source; and applying a third positive voltage to said control gate, said third positive voltage being one of a plurality of possible voltages that can be applied to said control gate, to cause one of a plurality of possible voltages on said floating gate causing one of a plurality of different amounts of hot electrons flowing in said channel to be injected onto said floating gate, thereby programming said floating gate to one of a plurality of different bit levels.
Claim 12
Independent Claim
200 words
A method of programming a floating gate memory transistor to one of a plurality of different bit levels, said transistor having a drain and a source with a channel therebetween, a select gate extending over a first portion of said channel, and capacitively coupled thereto; a floating gate capacitively coupled to said select gate and to a second portion of said channel, between said select gate and said source; and a control gate capacitively coupled to said floating gate, said method comprising: erasing said floating gate memory transistor to an erased state; applying a first positive voltage to said source; applying a second positive voltage to said select gate causing electrons to flow in said channel between said drain and source; and applying a third positive voltage to said control gate, said third positive voltage being one of a plurality of possible voltages that can be applied to said control gate, to cause one of a plurality of possible voltages on said floating gate causing one of a plurality of different amounts of hot electrons flowing in said channel to be injected onto said floating gate, thereby programming said floating gate to one of a plurality of different bit levels.
Claim 13
Dependent Claim
49 words
The method of claim 8 wherein said erasing step further comprises: applying a fourth positive voltage to said source; applying a ground voltage to said select gate; and applying a ground voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 14
Dependent Claim
59 words
The method of claim 8 wherein said erasing step further comprises: applying a fourth positive voltage to said source; applying a fifth voltage, to said select gate, wherein said fifth voltage is no more than ground voltage; and applying a negative voltage to said control gate to cause electrons on said floating gate to Fowler-Nordheim tunnel to said source.
Claim 15
Dependent Claim
12 words
The method of claim 10 wherein said fifth voltage is ground voltage.
Claim 16
Dependent Claim
13 words
The method of claim 10 wherein said fifth voltage is a negative voltage.
References Cited (Backward Citations)
US4462090A
Cited
US4531203A
Cited
US4698787A
Cited
US4979146A
Cited
US5034926A
Cited
US5036017A
Cited
US4989053A
Cited
US5029130A
Cited
US5194925A
Cited
US5280446A
Cited
US5291439A
Cited
US5402371A
Cited
US5303187A
Cited
US5394357A
Cited
US5445983A
Cited
US5579259A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-04 | 2002-07-06 | 2003-01-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-04 | 2006-07-06 | 2007-01-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-04 | 2010-07-06 | 2011-01-05 | $7700.00 | Window Closed / Lapsed |