US5402371A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of writing data into and erasing the same from semiconductor nonvolatile memory
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1993-10-07
•
Granted: 1995-03-28
•
Expires: 2013-10-07
Abstract
Abstract The present invention provides a method of writing data into and erasing it from a semiconductor nonvolatile memory having two diffusion layers formed in a semiconductor substrate, a floating gate formed on a layer between the two diffusion layers, a control gate and a select gate formed on a side portion of the control gate. The method is achieved by applying a potential enabling a channel to be formed between the two diffusion layers to the control gate, applying a potential preventing the channel from being formed therebetween to the select gate, injecting an electric charge into the floating gate without causing current to flow between the diffusion layers and writing data into the semiconductor nonvolatile memory. Thus, when such a method is used, the semiconductor nonvolatile memory can be operated with low energy and the number of times in which the data is reloaded or rewritten can be made greater.
Inventors
- 👤 Takashi Ono
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:17
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/41; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
132 words
A method of writing data into a semiconductor nonvolatile memory having first and second diffusion regions, a control gate and a floating gate disposed over a first channel region which is located on the first diffusion region, and a select gate disposed over a second channel region which is located between the first channel region and the second diffusion region, said method comprising the steps of: applying a first potential to the control gate so that the first channel region is inverted; simultaneously applying a second potential to the select gate so that the second channel region is not inverted; and simultaneously applying a third potential to the first diffusion region so that an electric charge is injected from the first diffusion region into the floating gate through the first channel region.
Claim 2
Independent Claim
132 words
A method of writing data into a semiconductor nonvolatile memory having first and second diffusion regions, a control gate and a floating gate disposed over a first channel region which is located on the first diffusion region, and a select gate disposed over a second channel region which is located between the first channel region and the second diffusion region, said method comprising the steps of: applying a first potential to the control gate so that the first channel region is inverted; simultaneously applying a second potential to the select gate so that the second channel region is not inverted; and simultaneously applying a third potential to the first diffusion region so that an electric charge is injected from the first diffusion region into the floating gate through the first channel region.
Claim 3
Dependent Claim
28 words
A method according to claim 1, wherein the first potential is 10 V or higher, the second potential is 0 V, and the third potential is 0 V.
Claim 4
Dependent Claim
37 words
A method according to claim 1, wherein the first potential is a positive voltage and the second potential is a negative voltage, and a voltage difference between the first and second potentials is 10 V or higher.
Claim 5
Dependent Claim
22 words
A method according to claim 1, wherein a voltage of the third potential is substantially equal to that of the second potential.
Claim 6
Independent Claim
323 words
A method of writing data into a semiconductor nonvolatile memory having a plurality of word lines, a plurality of bit Lines crossing the word lines, a plurality of select lines being in parallel to the word lines, a plurality of memory cells each one of which has first and second diffusion regions, a control gate, a floating gate disposed over a first channel region which is located on the first diffusion region, and a select gate disposed over a second channel region which is located between the first channel region and the second diffusion region, the first diffusion region being electrically coupled to one of the bit lines, the control gate being electrically coupled to one of the word lines, the select gate being electrically coupled to one of the select lines, said method comprising the steps of: applying a first potential to a selected one of the word lines so that the first channel regions disposed under the control gates which are electrically coupled to the selected one of the word lines are inverted; simultaneously applying a second potential to a selected one of the select lines so that the second channel regions disposed under the select gates which are electrically coupled to the selected one of the word lines are not inverted; simultaneously applying a third potential to a selected one of the bit lines so that an electric charge is injected from the first diffusion region into the floating gate through the first channel region of a selected one of the memory cells which is electrically coupled to the selected bit line and word line; and applying a fourth potential to the bit lines except the selected bit line so that an electric charge is prevented from being injected from the first diffusion region into the floating gate through the first channel region of the memory cells which are not electrically coupled to the selected bit line and word line.
Claim 7
Independent Claim
323 words
A method of writing data into a semiconductor nonvolatile memory having a plurality of word lines, a plurality of bit Lines crossing the word lines, a plurality of select lines being in parallel to the word lines, a plurality of memory cells each one of which has first and second diffusion regions, a control gate, a floating gate disposed over a first channel region which is located on the first diffusion region, and a select gate disposed over a second channel region which is located between the first channel region and the second diffusion region, the first diffusion region being electrically coupled to one of the bit lines, the control gate being electrically coupled to one of the word lines, the select gate being electrically coupled to one of the select lines, said method comprising the steps of: applying a first potential to a selected one of the word lines so that the first channel regions disposed under the control gates which are electrically coupled to the selected one of the word lines are inverted; simultaneously applying a second potential to a selected one of the select lines so that the second channel regions disposed under the select gates which are electrically coupled to the selected one of the word lines are not inverted; simultaneously applying a third potential to a selected one of the bit lines so that an electric charge is injected from the first diffusion region into the floating gate through the first channel region of a selected one of the memory cells which is electrically coupled to the selected bit line and word line; and applying a fourth potential to the bit lines except the selected bit line so that an electric charge is prevented from being injected from the first diffusion region into the floating gate through the first channel region of the memory cells which are not electrically coupled to the selected bit line and word line.
Claim 8
Dependent Claim
37 words
A method according to claim 5, wherein a voltage of the first potential is 10 V or higher, a voltage of the second potential is 0 V, and a voltage of the third potential is 0 V.
Claim 9
Dependent Claim
37 words
A method according to claim 5, wherein the first potential is a positive voltage and the second potential is a negative voltage, and a voltage difference between the first and second potentials is 10 V or higher.
Claim 10
Dependent Claim
22 words
A method according to claim 5, wherein a voltage of the third potential is substantially equal to that of the second potential.
Claim 11
Dependent Claim
21 words
A method according to claim 5, wherein a voltage of the third potential is lower than that of the fourth potential.
Claim 12
Dependent Claim
22 words
A method according to claim 1, wherein the injection of charge into the floating gate is caused by a Fowler/Nordheim tunnel current.
Claim 13
Dependent Claim
39 words
A method according to claim 5, wherein the injection of charge into the floating gate of the selected memory cell which is electrically coupled to the selected bit line and word line is caused by a Fowler/Nordheim tunnel current.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-27 | 1998-09-26 | 1999-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-27 | 2002-09-26 | 2003-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-27 | 2006-09-26 | 2007-03-28 | $7700.00 | Window Closed / Lapsed |