Patent US5847774A successfully refreshed from Google Patents.
US5847774A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal peaking circuit
Assignee: Quarterhill Inc
•
Filing: 1997-03-20
•
Granted: 1998-12-08
•
Expires: 2017-03-20
Abstract
Abstract A circuit for peaking video signals, which can be developed by combining a video signal with a peaking signal having a preshooting and a overshooting potion that are respectively controlled in peaking levels thereof. The circuit includes a delay circuit for delaying a luminance signal for a first predetermined time in order to generate a first delayed signal and for delaying the first delayed signal for a second predetermined time in order to generate a second delayed signal. An adder adds the second delayed signal to a current video signal in order to generate an added signal. A variable amplifying section amplifies the added signal in response to a first control signal from an exterior in order to generate a first variable amplified signal, and amplifies the added signal in response to a second control signal from the exterior in order to generate a second variable amplified signal. A selecting section compares the added signal from the adder with a reference signal, and selects the first amplified signal or the second amplified signal according to the comparison result. A subtracter subtracts the first amplified signal or the second amplified signal from the select section from the first delayed signal from the delay section in order to generate a subtracted signal as a peaked video signal. Therefore, the circuit can control the preshooting portion and the overshooting portion of the peaking signal used to peak video signals.
Inventors
- 👤 Hyun-Duk Cho
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:59
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/20; H04N5/205; H04N5/208
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
193 words
A circuit for peaking video signals, said circuit comprising: a delay section for delaying a luminance signal for a first predetermined time in order to generate a first delayed signal and for delaying the first delayed signal for a second predetermined time in order to generate a second delayed signal; an adder for adding the second delayed signal to a current video signal in order to generate an added signal; a variable amplifying section for amplifying the added signal in response to a first control signal from an exterior in order to generate a first variable amplified signal, and amplifying the added signal in response to a second control signal from the exterior in order to generate a second variable amplified signal; a selecting section for comparing the added signal from said adder with a reference signal, and for selecting the first amplified signal or the second amplified signal according to the comparison result; and a subtracter for subtracting the first amplified signal or the second amplified signal from said select section from the first delayed signal from said delay section in order to generate a subtracted signal as a peaked video signal.
Claim 2
Dependent Claim
193 words
A circuit for peaking video signals, said circuit comprising: a delay section for delaying a luminance signal for a first predetermined time in order to generate a first delayed signal and for delaying the first delayed signal for a second predetermined time in order to generate a second delayed signal; an adder for adding the second delayed signal to a current video signal in order to generate an added signal; a variable amplifying section for amplifying the added signal in response to a first control signal from an exterior in order to generate a first variable amplified signal, and amplifying the added signal in response to a second control signal from the exterior in order to generate a second variable amplified signal; a selecting section for comparing the added signal from said adder with a reference signal, and for selecting the first amplified signal or the second amplified signal according to the comparison result; and a subtracter for subtracting the first amplified signal or the second amplified signal from said select section from the first delayed signal from said delay section in order to generate a subtracted signal as a peaked video signal.
Claim 3
Dependent Claim
58 words
A circuit as recited in claim 1, wherein said delay section includes a first delay section for delaying a video signal for the first predetermined time in order to generate the first delayed signal, and a second delay section for delaying the first delayed signal for the second predetermined time in order to generate the second delayed signal.
Claim 4
Dependent Claim
52 words
A circuit as recited in claim 1, wherein said variable amplifying section includes a first variable amplifier for amplifying the added signal from said adder in response to the first control signal, and a second variable amplifier for amplifying the added signal from said adder in response to the second control signal.
Claim 5
Dependent Claim
47 words
A circuit as recited in claim 1, wherein said selection section includes a comparator for comparing the added signal from said adder with the reference signal, and a switch for selecting the first variable amplified signal or the second variable amplified signal according to the comparison result.
Claim 6
Dependent Claim
32 words
A circuit as recited in claim 4, wherein said comparator generates a high logic or a low logic signal according to the comparison result and provides said switch with the logic signal.
Claim 7
Dependent Claim
21 words
A circuit as recited in claim 1, wherein the reference signal is the first delayed signal generated by said delay section.
Claim 8
Dependent Claim
40 words
A circuit as recited in claim 1, further comprising: an amplifier for amplifying the added signal from said adder in order to generate an amplified signal, and for providing the amplified signal to said select section and said amplifying section.
Claim 9
Dependent Claim
216 words
A circuit for peaking video signals, said circuit comprising: a first delay means for delaying an input luminance signal for a first predetermined time in order to generate a first delayed signal; a second delay means for delaying the first delayed signal for a second predetermined time in order to generate a second delayed signal; an adder for adding said second delayed signal to a current input luminance signal in order to generate an added signal; a first amplifier for amplifying the added signal in order to generate a first amplified signal; a comparator for comparing the first amplified signal from the first amplifier with a reference signal; a first variable amplifier for amplifying the first amplified signal according to a first control signal in order to generate a second amplified signal; a second variable amplifier for amplifying the first amplified signal according to a second control signal in order to generate a third amplified signal; a switch for selecting the second or third amplified signal according to the comparison result in order to output the second or the third amplified signal; and a subtracter for subtracting the second or third amplified signal selected by said switch from the first delay signal from said first delay means, thereby generating a subtracted signal as peaked video signal.
Claim 10
Dependent Claim
216 words
A circuit for peaking video signals, said circuit comprising: a first delay means for delaying an input luminance signal for a first predetermined time in order to generate a first delayed signal; a second delay means for delaying the first delayed signal for a second predetermined time in order to generate a second delayed signal; an adder for adding said second delayed signal to a current input luminance signal in order to generate an added signal; a first amplifier for amplifying the added signal in order to generate a first amplified signal; a comparator for comparing the first amplified signal from the first amplifier with a reference signal; a first variable amplifier for amplifying the first amplified signal according to a first control signal in order to generate a second amplified signal; a second variable amplifier for amplifying the first amplified signal according to a second control signal in order to generate a third amplified signal; a switch for selecting the second or third amplified signal according to the comparison result in order to output the second or the third amplified signal; and a subtracter for subtracting the second or third amplified signal selected by said switch from the first delay signal from said first delay means, thereby generating a subtracted signal as peaked video signal.
Claim 11
Dependent Claim
38 words
A circuit as recited in claim 8, wherein said comparator generates a high logic signal or a low logic signal according to the comparison result and provides the high logic or the low logic signal to said switch.
Claim 12
Dependent Claim
21 words
A circuit as recited in claim 8, wherein the reference signal is the first delay signal generated by said delay section.
References Cited (Backward Citations)
US4069505A
Cited
US4350995A
Cited
DE3530759A1
Cited
US4633303A
Cited
US4842457A
Cited
EP0342511A2
Cited
US5051818A
Cited
US5243421A
Cited
US5335021A
Cited
US5285267A
Cited
US5543859A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-07 | 2002-06-08 | 2002-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-07 | 2006-06-08 | 2006-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-07 | 2010-06-08 | 2010-12-08 | $7700.00 | Window Closed / Lapsed |