US5051818A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal processing apparatus
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-11-02
•
Granted: 1991-09-24
•
Expires: 2009-11-02
Abstract
Abstract A video signal processing device comprises a synthesizing circuit for synthesizing three signals delayed a unitary time with respect to each other, a detecting circuit for detecting correlations of these three signals, and an output circuit for selecting and outputting, on the basis of a result of detection of the correlations, two signals each indicative of an average value of the signals neighboring in terms of time and a signal which may exist intermediate the length of time. The correlation detecting circuit is operable to detect two of the three signals delayed a predetermined time T from each other, which have a closer correlation with each other. The output signal selecting circuit is operable in response to the result of detection performed by the correlation detecting circuit to output the signal indicative of the average value of these two signals having the closer correlation with each other, or the signal existing at the center of the length of time between these two signals.
Inventors
- 👤 Hidetoshi Mishima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 05:51
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/79; H04N9/7908; H04N9/77; H04N9/78
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
215 words
A video signal processing device which comprises: a filtering means for removing a low frequency component of an input video signal; a delay signal synthesizing means for formulating three signals S(i-T), S(i) and S(i+T) (wherein i represents a current timing) by delaying the signal, whose low frequency component has been removed, at intervals of a unitary time T set in a predetermined period within one horizontal scanning period, n horizontal scanning period (n-representing an integer greater than 1), n-field period or n-frame period; a difference signal synthesizing means for formulating signals {S(i)-S(i-T)}/2 and {S(i)-S(i+T)}/2; an absolute value calculating means for calculating respective absolute values of {S(i)+S(i-T)} and {S(i+T)+S(i)}; a sign discriminating means for determining respective signs SGN of {S(i)+S(i-T)} and {S(i+T)+S(i)}; a correlation detecting means for determining conditions of the following equations descriptive of output characteristics: ##STR1## wherein: S(i): Signal appearing at the timing i and from which the low frequency component has been removed; SGN: Function of outputting the positive and negative signs; ABS: Function of outputting the absolute value; R(i) Output signal appearing at the timing i; and, a selecting means for selecting and outputting an output signal R(i) according to the equations descriptive of the output characteristics and o the basis of a result of detection performed by the correlation detecting means.
Claim 2
Dependent Claim
215 words
A video signal processing device which comprises: a filtering means for removing a low frequency component of an input video signal; a delay signal synthesizing means for formulating three signals S(i-T), S(i) and S(i+T) (wherein i represents a current timing) by delaying the signal, whose low frequency component has been removed, at intervals of a unitary time T set in a predetermined period within one horizontal scanning period, n horizontal scanning period (n-representing an integer greater than 1), n-field period or n-frame period; a difference signal synthesizing means for formulating signals {S(i)-S(i-T)}/2 and {S(i)-S(i+T)}/2; an absolute value calculating means for calculating respective absolute values of {S(i)+S(i-T)} and {S(i+T)+S(i)}; a sign discriminating means for determining respective signs SGN of {S(i)+S(i-T)} and {S(i+T)+S(i)}; a correlation detecting means for determining conditions of the following equations descriptive of output characteristics: ##STR1## wherein: S(i): Signal appearing at the timing i and from which the low frequency component has been removed; SGN: Function of outputting the positive and negative signs; ABS: Function of outputting the absolute value; R(i) Output signal appearing at the timing i; and, a selecting means for selecting and outputting an output signal R(i) according to the equations descriptive of the output characteristics and o the basis of a result of detection performed by the correlation detecting means.
Claim 3
Dependent Claim
82 words
The signal processing device as claimed in claim 1, wherein said filtering means comprises first to third bandpass filters and said delay signal synthesizing means comprises first and second delay circuits, and wherein said input video signal is supplied to the first delay circuit and the first bandpass filter, an output from the first delay circuit being supplied to the second delay circuit and the second bandpass filter, an output from the second delay circuit being supplied to the third bandpass filter.
Claim 4
Dependent Claim
179 words
The signal processing device as claimed in claim 2, further comprising a first inverter for inverting the output from the second bandpass filter, and wherein said difference signal synthesizing means comprises: a first adder for summing the output from the first bandpass filter and an output from the first inverter; a second adder for summing the output from the first inverter and an output from the third bandpass filter; and a first 1/2 calculator for multiplying an output from the first adder by 1/2; and a second 1/2 calculator for multiplying an output from the second adder by 1/2; and wherein said selecting means comprises: a selector for selectively outputting one of respective outputs from the first inverter, the first 1/2 calculator and the second 1/2 calculator in dependence on the result of detection performed by the correlation detecting means; a second inverter for inverting an output from the selector and outputting it as a chrominance signal; and a third adder for summing respective outputs from the selector and the first delay circuit together to provide a luminance signal.
Claim 5
Dependent Claim
171 words
The signal processing device as claimed in claim 2, wherein the difference signal synthesizing means comprises a first adder for summing respective outputs from the first bandpass filter and the second bandpass filter together, a second adder for summing respective outputs from the second bandpass filter and the third bandpass filter together, a first 1/2 calculator for multiplying an output from the first adder by 1/2, and a second 1/2 calculator for multiplying an output from the second adder by 1/2, and wherein the selecting means comprises a selector for selectively outputting one of respective outputs from the second bandpass filter, the first 1/2 calculator and the second 1/2 calculator in dependence on the result of detection performed by the correlation detecting means, a first subtractor for subtracting an output of the selector from the output from the second bandpass filter to provide a chrominance signal, and a second subtractor for subtracting an output of the first subtractor from the output of the first delay circuit to provide a luminance signal.
Claim 6
Dependent Claim
35 words
The signal processing device as claimed in claim 2, wherein each of the first and second delay circuits is operable to delay the input video signal a predetermined time equal to one horizontal scanning period.
Claim 7
Dependent Claim
35 words
The signal processing device as claimed in claim 2, wherein each of the first and second delay circuit is operable to delay the input video signal a predetermined time equal to two horizontal scanning periods.
References Cited (Backward Citations)
US4141035A
Cited
US4489346A
Cited
JPS58111596A
Cited
JPS58129890A
Cited
WO1984000658A1
Cited
GB2173668A
Cited
EP0217649A2
Cited
US4707732A
Cited
GB2204209A
Cited
EP0322890A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-23 | 1995-03-25 | 1995-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-23 | 1999-03-25 | 1999-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-23 | 2003-03-25 | 2003-09-24 | $7700.00 | Window Closed / Lapsed |