US5835511A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and mechanism for checking integrity of byte enable signals
Assignee: Advanced Micro Devices Inc
•
Filing: 1996-05-17
•
Granted: 1998-11-10
•
Expires: 2016-05-17
Abstract
Abstract A device and method that enables fault detection of control lines without additional fault detection lines. Prior to the transfer of a group of data, a control line is used to select whether even or odd parity is used on the group of data. After the data transfer, the same control signal is used at the destination device to select the type of parity used to check the validity of the data. If an error occurs on the control line that causes the state of the control line to change, the destination device will use the a different type of parity (even or odd parity) to check the validity of the group of data, and an error will be detected. In this manner, an error on the control line can be detected without additional parity signals.
Inventors
- 👤 David S. Christie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 16:47
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/09; H03M13/095; G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; H03M13/098
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
147 words
A parity fault detection system comprising: a parity generator configured to generate a parity bit wherein said parity bit is an even parity bit or an odd parity bit in dependence on the state of a control signal; and a parity checker configured to check said parity bit for even parity or odd parity depending on the state of said control signal, wherein said parity checker includes: a first parity tree with a plurality of inputs and an output; a first inverter with an input coupled to said output of said first parity tree, and an output; a first multiplexer with one input coupled to said output of said first parity tree, one input coupled to said output of said first inverter, a select input coupled to said control signal, and an output; and an exclusive-or gate coupled to said first multiplexer output and said parity bit.
Claim 2
Dependent Claim
147 words
A parity fault detection system comprising: a parity generator configured to generate a parity bit wherein said parity bit is an even parity bit or an odd parity bit in dependence on the state of a control signal; and a parity checker configured to check said parity bit for even parity or odd parity depending on the state of said control signal, wherein said parity checker includes: a first parity tree with a plurality of inputs and an output; a first inverter with an input coupled to said output of said first parity tree, and an output; a first multiplexer with one input coupled to said output of said first parity tree, one input coupled to said output of said first inverter, a select input coupled to said control signal, and an output; and an exclusive-or gate coupled to said first multiplexer output and said parity bit.
Claim 3
Dependent Claim
42 words
The parity fault detection system as recited in claim 1 wherein said parity generator is configured to generate said parity bit for a plurality of data bits, and wherein said control signal is an enable signal for said plurality of data bits.
Claim 4
Dependent Claim
28 words
The parity fault detection system as recited in claim 2 wherein said plurality of inputs of said first parity tree is provided with said plurality of data bits.
Claim 5
Dependent Claim
35 words
The parity fault detection system as recited in claim 3 wherein said plurality of data bits are a byte of data and said enable signal is a byte enable signal for said byte of data.
Claim 6
Dependent Claim
80 words
The parity fault detection system as recited in claim 1 wherein said parity generator includes: a second parity tree with a plurality of inputs and an output; a second inverter with an input coupled to said output of said second parity tree, and an output; and a second multiplexer with one input coupled to said output of said second parity tree, one input coupled to said output of said second inverter, and a select input coupled to said control signal.
Claim 7
Dependent Claim
219 words
A computer system comprising: a processor core; a memory; a data bus coupled to said processor core and said memory; a control bus coupled to said processor core and said memory; a parity generator coupled to said data bus and said control bus, wherein said parity generator is configured to generate a first parity signal with even parity or odd parity in dependence on the state of a control signal asserted by said processor core on said control bus; and a parity checker coupled to said data bus, said control bus, and coupled to receive said first parity signal, wherein said parity checker checks said first parity signal in dependence on the state of said control signal, wherein said parity checker includes: a first parity tree with a plurality of inputs coupled to said data bus, and an output; an first inverter with an input coupled to said output of said first parity tree, and an output; a first multiplexer with one input coupled to said output of said first parity tree, one input coupled to said output of said first inverter, a select input coupled to receive said control signal from said control bus, and an output; and an exclusive-or gate with one input coupled to said first multiplexer output and one input coupled said first parity signal.
Claim 8
Dependent Claim
219 words
A computer system comprising: a processor core; a memory; a data bus coupled to said processor core and said memory; a control bus coupled to said processor core and said memory; a parity generator coupled to said data bus and said control bus, wherein said parity generator is configured to generate a first parity signal with even parity or odd parity in dependence on the state of a control signal asserted by said processor core on said control bus; and a parity checker coupled to said data bus, said control bus, and coupled to receive said first parity signal, wherein said parity checker checks said first parity signal in dependence on the state of said control signal, wherein said parity checker includes: a first parity tree with a plurality of inputs coupled to said data bus, and an output; an first inverter with an input coupled to said output of said first parity tree, and an output; a first multiplexer with one input coupled to said output of said first parity tree, one input coupled to said output of said first inverter, a select input coupled to receive said control signal from said control bus, and an output; and an exclusive-or gate with one input coupled to said first multiplexer output and one input coupled said first parity signal.
Claim 9
Dependent Claim
46 words
The computer system as recited in claim 6 wherein said parity generator is configured to generate said first parity signal for a plurality of data bits asserted on said data bus, and wherein said control signal is an enable signal for said plurality of data bits.
Claim 10
Dependent Claim
25 words
The computer system as recited in claim 7 wherein said processor core is configured to assert said plurality of data bits on said data bus.
Claim 11
Dependent Claim
33 words
The computer system as recited in claim 8 wherein said plurality of data bits are a byte of data and said enable signal is a byte enable signal for said byte of data.
Claim 12
Dependent Claim
35 words
The computer system as recited in claim 9 wherein a high state of said output of said exclusive-or gate indicates whether a fault has occurred on said control signal or in said byte of data.
Claim 13
Dependent Claim
34 words
The computer system as recited in claim 9 wherein a low state of said output of said exclusive-or gate indicates a fault has occurred on said control signal or in said byte of data.
Claim 14
Dependent Claim
88 words
The computer system as recited in claim 6 wherein said parity generator includes: a second parity tree with a plurality of inputs coupled to said data bus, and an output; a second inverter with an input coupled to said output of said second parity tree, and an output; and a second multiplexer with one input coupled to said output of said second parity tree, one input coupled to said output of said second inverter, and a select input coupled to receive said control signal from said control bus.
Claim 15
Independent Claim
199 words
A method of detecting an error on a plurality of data lines and a control line comprising the steps of: generating a first parity signal for a plurality of data bits, wherein said first parity signal is an even parity signal or an odd parity signal depending on the state of a control signal; transferring said plurality of data bits on said plurality of data lines, said control signal on said control line, and said first parity signal to a destination device; said destination device receiving said transferred data bits from said plurality of data lines, said control signal from said control line, and first parity signal; calculating a second parity signal, wherein said second parity signal is an even parity signal or an odd parity signal depending on the state of said received control signal, wherein said calculating a second parity signal comprises: computing a first parity value for said received plurality of data bits; inverting said first parity value; and selecting said first parity value or said inversion of said first parity value as said second parity signal in dependence on said received control signal; and comparing said second parity signal to said received first parity signal.
Claim 16
Independent Claim
199 words
A method of detecting an error on a plurality of data lines and a control line comprising the steps of: generating a first parity signal for a plurality of data bits, wherein said first parity signal is an even parity signal or an odd parity signal depending on the state of a control signal; transferring said plurality of data bits on said plurality of data lines, said control signal on said control line, and said first parity signal to a destination device; said destination device receiving said transferred data bits from said plurality of data lines, said control signal from said control line, and first parity signal; calculating a second parity signal, wherein said second parity signal is an even parity signal or an odd parity signal depending on the state of said received control signal, wherein said calculating a second parity signal comprises: computing a first parity value for said received plurality of data bits; inverting said first parity value; and selecting said first parity value or said inversion of said first parity value as said second parity signal in dependence on said received control signal; and comparing said second parity signal to said received first parity signal.
Claim 17
Dependent Claim
21 words
The method as recited in claim 13 wherein said control signal is an enable signal for said plurality of data bits.
Claim 18
Dependent Claim
32 words
The method as recited in claim 14 wherein said plurality of data bits are a byte of data and said enable signal is a byte enable signal for said byte of data.
Claim 19
Dependent Claim
55 words
The method as recited in claim 13 wherein said generating a first parity signal includes: generating a second parity value for said plurality of data bits; inverting said second parity value; selecting said second parity value or said inversion of said second parity value as said first parity signal in dependence on said control signal.
Claim 20
Dependent Claim
40 words
The method as recited in claim 13 further comprising asserting an error condition when said comparing of said first parity signal to said second parity signal determines that said first parity signal and said second parity signal are not equal.
References Cited (Backward Citations)
US4044338A
Cited
US4453212A
Cited
US4928223A
Cited
US4580265A
Cited
US4807115A
Cited
US4858105A
Cited
EP0259095A2
Cited
EP0381471A2
Cited
US5226126A
Cited
US5129067A
Cited
US5136697A
Cited
US5226130A
Cited
US5053631A
Cited
US5058048A
Cited
EP0459232A2
Cited
GB2263985A
Cited
GB2263987A
Cited
GB2281422A
Cited
US5446873A
Cited
US5541941A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-09 | 2002-05-11 | 2002-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-09 | 2006-05-11 | 2006-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-09 | 2010-05-11 | 2010-11-10 | $7700.00 | Window Closed / Lapsed |