US5831301A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Trench storage dram cell including a step transfer device
Assignee: International Business Machines Corp
•
Filing: 1998-01-28
•
Granted: 1998-11-03
•
Expires: 2018-01-28
Abstract
Abstract A memory cell including a substrate, at least one deep trench capacitor in the substrate, at least one FET in the substrate disposed over at least a portion of the at least one deep trench capacitor, and at least one isolation region in the substrate surrounding the at least one FET and having a greater depth than the at least one FET. The at least one FET includes a gate disposed over at least a portion of the at least one deep trench capacitor and doped regions arranged on adjacent sides of the gate and separated from the gate by an insulating layer.
Inventors
- 👤 David Vaclav Horak
- 👤 Toshiharu Furukawa
- 👤 Steven John Holmes
- 👤 Mark Charles Hakey
- 👤 William Hsioh-Lien Ma
- 👤 Jack Allan Mandelman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:26
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/0383; H10B12/30; H10B12/39; H10B12/395
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
103 words
A memory cell, comprising: a substrate; at least one deep trench capacitor in the substrate; at least one FET in the substrate disposed over at least a portion of the at least one deep trench capacitor, the at least one FET including a gate disposed over at least a portion of the at least one deep trench capacitor and doped regions arranged on adjacent sides of the gate and separated from the gate by an insulating layer; and at least one isolation region in the substrate surrounding the at least one FET and having a greater depth than the at least one FET.
Claim 2
Dependent Claim
103 words
A memory cell, comprising: a substrate; at least one deep trench capacitor in the substrate; at least one FET in the substrate disposed over at least a portion of the at least one deep trench capacitor, the at least one FET including a gate disposed over at least a portion of the at least one deep trench capacitor and doped regions arranged on adjacent sides of the gate and separated from the gate by an insulating layer; and at least one isolation region in the substrate surrounding the at least one FET and having a greater depth than the at least one FET.
Claim 3
Dependent Claim
32 words
The memory cell according to claim 1, wherein the isolation region is disposed over a portion of the at least one deep trench capacitor not covered by the at least one FET.
Claim 4
Dependent Claim
42 words
The memory cell according to claim 1, wherein the sides of the gate of the at least one FET that the doped regions are arranged adjacent to intersect to form a corner, the corner extending into the substrate between the doped regions.
Claim 5
Dependent Claim
24 words
The memory cell according to claim 1, wherein one of the doped regions is arranged adjacent to the at least one deep trench capacitor.
Claim 6
Dependent Claim
26 words
The memory cell according to claim 4, further comprising a diffused strap connecting the at least one deep trench capacitor to one of the doped regions.
Claim 7
Dependent Claim
44 words
The memory cell according to claim 3, wherein one of the doped regions is arranged adjacent to the at least one deep trench capacitor at a location substantially corresponding to the intersection of the sides of the gate of the at least one FET.
Claim 8
Dependent Claim
59 words
The memory device according to claim 2, wherein one of the doped regions is arranged adjacent to the at least one deep trench capacitor and connected to the at least one deep trench capacitor by a diffused strap, and wherein said at least one isolation region is formed in the substrate to a greater depth than the diffused strap.
Claim 9
Dependent Claim
27 words
The memory device according to claim 1, wherein the gate of the FET at least partially disposed over the deep trench is self-aligned to the deep trench.
References Cited (Backward Citations)
US4651184A
Cited
US4890145A
Cited
US4833516A
Cited
US5034787A
Cited
US5064777A
Cited
US5156992A
Cited
US5198383A
Cited
US5614431A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-02 | 2002-05-04 | 2002-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-02 | 2006-05-04 | 2006-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-02 | 2010-05-04 | 2010-11-03 | $7700.00 | Window Closed / Lapsed |