Patent US5828824A successfully refreshed from Google Patents.
US5828824A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for debugging an integrated circuit using extended operating modes
Assignee: Texas Instruments Inc
•
Filing: 1996-12-16
•
Granted: 1998-10-27
•
Expires: 2016-12-16
Abstract
Abstract A method of testing an integrated circuit 104 which may have multiple modules 204a-d is provided. Target interface 200 provides an interface for connecting target system 104 to a test system which is an extension of IEEE 1149.1. Target system 104 may have multiple devices 202, each having multiple modules 204. Each device 202 has device interface 210 which connects to target interface 200. Decoder 1020 decodes certain signals from interface 200 to enable Extended Operating Modes which allow test codes to be easily directed to any one of modules 204a-d. Hardware and software debugging of system 104 is aided by interface 200 and production testing of system 104 is simplified.
Inventors
- 👤 Gary L. Swoboda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 08:54
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318572; G01R31/31705
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
110 words
A method of testing an integrated circuit having a target system debug interface which has a plurality of device debug interface terminals, comprising: selecting a first extended operation mode from a plurality of combinational extended operating modes by placing a first pattern of signals on said target system debug interface; operating said integrated circuit according to said selected combinational extended operating mode; selecting a second extended operation mode from a plurality of latched extended operating modes by placing a second pattern of signals on said target system debug interface; and operating said integrated circuit according to said selected latched extended operating mode in response to said second pattern of signals.
Claim 2
Independent Claim
110 words
A method of testing an integrated circuit having a target system debug interface which has a plurality of device debug interface terminals, comprising: selecting a first extended operation mode from a plurality of combinational extended operating modes by placing a first pattern of signals on said target system debug interface; operating said integrated circuit according to said selected combinational extended operating mode; selecting a second extended operation mode from a plurality of latched extended operating modes by placing a second pattern of signals on said target system debug interface; and operating said integrated circuit according to said selected latched extended operating mode in response to said second pattern of signals.
Claim 3
Dependent Claim
92 words
The method of claim 1, wherein: operating said integrated circuit according to a first one of said combinational extended operating modes comprises operating said integrated circuit in its normal operating mode; operating said integrated circuit according to a second one of said combinational extended operating modes comprises operating said integrated circuit in a peripheral only configuration with a CPU disabled; and operating said integrated circuit according to a third one of said combinational extended operating modes comprises operating said integrated circuit with a plurality of output terminals in a high impedance mode.
Claim 4
Dependent Claim
110 words
The method of claim 1, wherein: operating said integrated circuit according to a first one of said latched extended operating modes comprises operating said integrated circuit so that parametric data related to said integrated circuit is available on at least one of said debug interface terminals; operating said integrated circuit according to a second one of said latched extended operating modes comprises operating said integrated circuit in a mode to debug software being executed on said integrated circuit; and operating said integrated circuit according to a third one of said latched extended operating modes comprises operating said integrated circuit in a mode to verify correct operation of said integrated circuit.
Claim 5
Dependent Claim
145 words
The method of claim 1, wherein said integrated circuit comprises a plurality of modules, wherein each of said plurality of modules has a device debug interface connected to said target system debug interface, wherein selecting a second extended operation mode further comprises selecting a first one of said modules, and wherein operating said integrated circuit according to said selected latched extended operating mode comprises: testing said selected first module with a standard test sequence applied to said target system debug interface; further comprising: selecting a third extended operation mode from said plurality of latched extended operating modes by placing a third pattern of signals on said target system debug interface; selecting a second of said plurality of modules in response to said third pattern of signals; and testing said second selected module with said same standard test sequence applied to said target system debug interface.
Claim 6
Dependent Claim
34 words
The method of claim 1, further comprising using a same one of said debug interface terminals to send or receive test data to said integrated circuit and for selecting a first extended operation mode.
Claim 7
Independent Claim
91 words
A method of designing an integrated circuit having a target system debug interface, comprising: providing a library of device modules which each have a common device debug interface; selecting a plurality of said device modules for said integrated circuit and connecting said device interface of each of said selected device modules in parallel to said target system debug interface; and providing decode circuitry to select each of said device modules included in said integrated circuit for debug operations in response to a predetermined code placed on said target system debug interface.
Claim 8
Independent Claim
91 words
A method of designing an integrated circuit having a target system debug interface, comprising: providing a library of device modules which each have a common device debug interface; selecting a plurality of said device modules for said integrated circuit and connecting said device interface of each of said selected device modules in parallel to said target system debug interface; and providing decode circuitry to select each of said device modules included in said integrated circuit for debug operations in response to a predetermined code placed on said target system debug interface.
Claim 9
Dependent Claim
52 words
The method of claim 6, wherein said debug operations comprise: factory test of said integrated circuit prior to installation of said integrated circuit on a target system circuit board; in-circuit emulation of said integrated circuit after installation on said target system circuit board; and parametric testing a device within said integrated circuit.
References Cited (Backward Citations)
US4701921A
Cited
US4860290A
Cited
US5329471A
Cited
US5535331A
Cited
US5072418A
Cited
US5285153A
Cited
US5568493A
Cited
US5564028A
Cited
US5630049A
Cited
US5682472A
Cited
US5680620A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-26 | 2002-04-27 | 2002-10-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-26 | 2006-04-27 | 2006-10-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-26 | 2010-04-27 | 2010-10-27 | $7700.00 | Window Closed / Lapsed |