US5825824A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DC-balanced and transition-controlled encoding method and apparatus
Assignee: Lattice Semiconductor Corp
•
Filing: 1996-03-27
•
Granted: 1998-10-20
•
Expires: 2016-03-27
Abstract
Abstract A method and apparatus for producing a transition-controlled, DC-balanced sequence of characters from an input sequence of data bytes. The bits in each of the data bytes are selectively complemented in accordance with the number of logical `1` signals in each data byte in order to produce selectively complemented data blocks. A cumulative disparity is then determined between the logical values of different type included within ones of the selectively complemented data blocks previously encoded into characters. In addition, a current disparity in a candidate character associated with a current one of the selectively complemented data blocks being encoded is also determined. The candidate character is assigned to the current one of the selectively complemented data blocks if the current disparity is of a polarity opposite to a first polarity of the cumulative disparity. Alternately, the complement of the candidate character is assigned to the current one of the selectively complemented data blocks if the current disparity is of the first polarity. In a high-transition mode of operation, the bits within data blocks including fewer than a minimum number of logical `1` signals are selectively complemented so that each such selectively complemented data block includes in excess of the minimum number of logical transitions. In a low-transition mode of operation, the bits within data blocks having more than a predefined number of logical `1` signals are selectively complemented so that each such selectively complemented data block includes less than the maximum number of logical transitions.
Inventors
- 👤 Kyeongho Lee
- 👤 Deog-Kyon Jeong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 22:41
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/02; H04L25/08; H04L25/085; H04L25/03; H04L25/03828; H04L25/03866; H04L25/4906; H04L25/4915; H04N; H04N21/00; H04N21/20; H04N21/23; H04N21/236; H04N21/2368; H04N21/40; H04N21/43; H04N21/434; H04N21/4341; H04N7/00; H04N7/08; H04N7/083; H04N7/24; H04N7/52; H04L7/00; H04L7/04; H04L7/041; H04L2007/045; H04L7/0008
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
168 words
A method for producing a DC-balanced sequence of characters from an input sequence of 8 bit data blocks, said method including the steps of: selectively complementing bits in said 8 bit data blocks in accordance with a number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks; determining a cumulative disparity in the number of logical values of different type included within ones of said selectively complemented data blocks previously encoded into ones of said characters; determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded; and assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity.
Claim 2
Independent Claim
168 words
A method for producing a DC-balanced sequence of characters from an input sequence of 8 bit data blocks, said method including the steps of: selectively complementing bits in said 8 bit data blocks in accordance with a number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks; determining a cumulative disparity in the number of logical values of different type included within ones of said selectively complemented data blocks previously encoded into ones of said characters; determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded; and assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity.
Claim 3
Dependent Claim
41 words
The method of claim 1 wherein said step of selectively complementing includes the step of selectively complementing predetermined ones of said bits in said 8 bit data blocks having fewer than a predetermined number of said logical signals of predefined type.
Claim 4
Dependent Claim
41 words
The method of claim 1 wherein said step of selectively complementing includes the step of selectively complementing predetermined ones of said bits in said 8 bit data blocks having more than a predetermined number of said logical signals of predefined type.
Claim 5
Dependent Claim
58 words
The method of claim 1 further including the step of setting a predetermined bit in said candidate character to a first logical value when a current 8 bit data block associated therewith has fewer than a predetermined number of logical signals of predefined type, and setting said predetermined bit to the complement of said first logical value otherwise.
Claim 6
Dependent Claim
57 words
The method of claim 1 further including the step of setting a predetermined bit said candidate character to a first logical value when a current 8 bit data block associated therewith has more than a predetermined number of logical signals of predefined type, and setting said predefined bit to the complement of said first logical value otherwise.
Claim 7
Dependent Claim
41 words
The method of claim 1 wherein the logical value of a predetermined bit in each character assigned to one of said selectively complemented data blocks indicates whether a candidate character or complement thereof was assigned to said selectively complemented data block.
Claim 8
Dependent Claim
31 words
The method of claim 1 wherein said step of determining a current disparity in a candidate character includes the step of performing a logic analysis upon bits of said candidate character.
Claim 9
Dependent Claim
59 words
The method of claim 1 further including the step of assigning specific ones of said 8 bit data blocks having fewer than a predetermined number of logical signals of predefined type to be representative of special characters, said special characters being encoded distinctly from ones of said 8 bit data blocks not corresponding to ones of said special characters.
Claim 10
Dependent Claim
180 words
A binary data encoding apparatus for producing a DC balanced sequence of characters from an input sequence of 8 bit data blocks, said binary data encoding apparatus comprising: means for selectively complementing bits in said 8 bit data blocks in accordance with a number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks; means for determining a cumulative disparity in the number of logical values of different type included within ones of said selectively complemented data blocks previously encoded into ones of said characters; means for determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded; and means for assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity.
Claim 11
Dependent Claim
180 words
A binary data encoding apparatus for producing a DC balanced sequence of characters from an input sequence of 8 bit data blocks, said binary data encoding apparatus comprising: means for selectively complementing bits in said 8 bit data blocks in accordance with a number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks; means for determining a cumulative disparity in the number of logical values of different type included within ones of said selectively complemented data blocks previously encoded into ones of said characters; means for determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded; and means for assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity.
Claim 12
Dependent Claim
43 words
The binary data encoding apparatus of claim 9 wherein said means for selectively complementing includes means for selectively complementing predetermined ones of said bits in said 8 bit data blocks having fewer than a predetermined number of said logical signals of predefined type.
Claim 13
Dependent Claim
43 words
The binary data encoding apparatus of claim 9 wherein said means for selectively complementing includes means for selectively complementing predetermined ones of said bits in said 8 bit data blocks having more than a predetermined number of said logical signals of predefined type.
Claim 14
Dependent Claim
59 words
The binary data encoding apparatus of claim 9 further including means for setting a predetermined bit in said candidate character a first logical value when said current 8 bit data block has fewer than a predetermined number of logical signals of predefined type, and means for setting said predetermined bit to the complement of said first logical value otherwise.
Claim 15
Dependent Claim
60 words
The binary data encoding apparatus of claim 9 further including means for setting a predetermined bit in said candidate character to a first logical value when said current 8 bit data block has more than a predetermined number of logical signals of predefined type, and means for setting said predetermined bit to the complement of said first logical value otherwise.
Claim 16
Dependent Claim
44 words
The binary data encoding apparatus of claim 9 wherein the logical value of a predetermined bit in each character assigned to one of said selectively complemented data blocks indicates whether a candidate character or complement thereof was assigned to said selectively complemented data block.
Claim 17
Dependent Claim
33 words
The binary data encoding apparatus of claim 9 wherein said means for determining a current disparity in a candidate character includes means for performing a logic analysis upon bits of said candidate character.
Claim 18
Dependent Claim
62 words
The binary data encoding apparatus of claim 9 further including means for assigning specific ones of said 8 bit data blocks having fewer than a predefined number of logical signals of predefined type to be representative of special characters and for encoding said special characters distinctly from ones of said 8 bit data blocks not corresponding to ones of said special characters.
Claim 19
Independent Claim
193 words
A method for high speed transmission of digital data comprising the steps of: encoding an input sequence of 8 bit data blocks into a sequence of characters by: (i) selectively complementing bits in an input sequence of 8 bit data blocks in accordance with the number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks, (ii) determining a cumulative disparity in logical values associated with ones of said selectively complemented data blocks previously encoded into ones of said characters, (iv) determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded, and (iv) assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity; converting each character into a serial data string; and transmitting each said serial data string over a serial communication link.
Claim 20
Independent Claim
193 words
A method for high speed transmission of digital data comprising the steps of: encoding an input sequence of 8 bit data blocks into a sequence of characters by: (i) selectively complementing bits in an input sequence of 8 bit data blocks in accordance with the number of logical signals of predefined type in each said 8 bit data block in order to produce selectively complemented data blocks, (ii) determining a cumulative disparity in logical values associated with ones of said selectively complemented data blocks previously encoded into ones of said characters, (iv) determining a current disparity in a candidate character associated with a current one of said selectively complemented data blocks being encoded, and (iv) assigning said candidate character to said current one of said selectively complemented data blocks if said current disparity is of a polarity opposite to a first polarity of said cumulative disparity, and assigning the complement of said candidate character to said current one of said selectively complemented data blocks if said current disparity is of said first polarity; converting each character into a serial data string; and transmitting each said serial data string over a serial communication link.
References Cited (Backward Citations)
US4216426A
Cited
US4463342A
Cited
US4464765A
Cited
US4408189A
Cited
US4486739A
Cited
US4528550A
Cited
US4584695A
Cited
US4682334A
Cited
US4709170A
Cited
US4677421A
Cited
WO1988006384A1
Cited
US4975916A
Cited
US5022051A
Cited
US5438621A
Cited
US4926447A
Cited
US5260608A
Cited
US5268937A
Cited
US5132633A
Cited
US5200979A
Cited
WO1992022160A1
Cited
US5239561A
Cited
US5329559A
Cited
US5295079A
Cited
US5410600A
Cited
EP0556981A1
Cited
US5420545A
Cited
US5359301A
Cited
US5339050A
Cited
US5329251A
Cited
US5304952A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-19 | 2002-04-20 | 2002-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-19 | 2006-04-20 | 2006-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-19 | 2010-04-20 | 2010-10-20 | $7700.00 | Window Closed / Lapsed |