US5420545A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase lock loop with selectable frequency switching time
Assignee: National Semiconductor Corp
•
Filing: 1994-03-16
•
Granted: 1995-05-30
•
Expires: 2014-03-16
Abstract
Abstract A phase lock loop (PLL) circuit for controlling an oscillator includes a phase comparator, a loop filter, a reference converter and a feedback converter whose performance characteristics are dynamically controlled so as to provide a phase-locked output signal with both high frequency stepping resolution and low phase locking time. The phase comparator compares the relative phases of the reference and feedback signals, and outputs a phase difference signal representing such phase comparison. The loop filter, in accordance with a filter bandwidth dynamically selected by a filter control signal, filters the phase difference signal to provide a frequency control signal for a voltage controlled oscillator (VCO). The reference converter is a programmable frequency divider which, in accordance with a reference proportionality factor dynamically selected by a reference control signal, reduces the frequency of the PLL reference signal frequency used by the phase comparator. The feedback converter is another programmable frequency divider which, in accordance with a feedback proportionality factor dynamically determined by a feedback control signal, reduces the frequency of the VCO feedback signal frequency used by the phase comparator. Each combination of a selected filter bandwidth, a reference proportionality factor and a feedback proportionality factor corresponds to a different time interval within which phase lock is achieved.
Inventors
- 👤 Craig M. Davis
- 👤 David A. Byrd
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 00:58
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/193; H03L7/08; H03L7/10; H03L7/104; H03L7/107; H03L7/1075; H03L7/1077; H03L7/197; H03L7/1972; H03L7/1974; H03L7/1976; H03L2207/00; H03L2207/04
Claims Analysis
Total Claims: 66
Claim 1
Independent Claim
377 words
A phase lock loop (PLL) circuit for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL circuit comprising: comparator means for receiving first and second comparator signals at first and second comparator signal frequencies and phases, respectively, and for comparing said first and second comparator signals and in accordance therewith providing a third comparator signal which represents a phase difference between said first and second comparator signal phases; filter means, coupled to said comparator means, for receiving said third comparator signal, and for receiving a dynamic filter control signal having active and inactive states and in accordance therewith filtering said third comparator signal to provide a frequency control signal for controlling an oscillator to select a frequency of an output signal from said oscillator, wherein said filtering of said third comparator signal is in accordance with one of a plurality of filter bandwidths selected in accordance with said dynamic filter control signal; reference converter means, coupled to said comparator means, for receiving a reference source signal at a reference source signal frequency, and for receiving a dynamic reference control signal having active and inactive states and in accordance therewith providing said first comparator signal, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with one of a plurality of reference proportionality factors selected in accordance with said dynamic reference control signal; and feedback converter means, coupled to said comparator means, for receiving said oscillator output signal at said oscillator output signal frequency, and for receiving a dynamic feedback control signal having active and inactive states and in accordance therewith providing said second comparator signal, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with one of a plurality of feedback proportionality factors selected in accordance with said dynamic feedback control signal; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 2
Dependent Claim
377 words
A phase lock loop (PLL) circuit for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL circuit comprising: comparator means for receiving first and second comparator signals at first and second comparator signal frequencies and phases, respectively, and for comparing said first and second comparator signals and in accordance therewith providing a third comparator signal which represents a phase difference between said first and second comparator signal phases; filter means, coupled to said comparator means, for receiving said third comparator signal, and for receiving a dynamic filter control signal having active and inactive states and in accordance therewith filtering said third comparator signal to provide a frequency control signal for controlling an oscillator to select a frequency of an output signal from said oscillator, wherein said filtering of said third comparator signal is in accordance with one of a plurality of filter bandwidths selected in accordance with said dynamic filter control signal; reference converter means, coupled to said comparator means, for receiving a reference source signal at a reference source signal frequency, and for receiving a dynamic reference control signal having active and inactive states and in accordance therewith providing said first comparator signal, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with one of a plurality of reference proportionality factors selected in accordance with said dynamic reference control signal; and feedback converter means, coupled to said comparator means, for receiving said oscillator output signal at said oscillator output signal frequency, and for receiving a dynamic feedback control signal having active and inactive states and in accordance therewith providing said second comparator signal, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with one of a plurality of feedback proportionality factors selected in accordance with said dynamic feedback control signal; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 3
Dependent Claim
16 words
A PLL circuit as recited in claim 1, wherein said comparator means comprises a phase detector.
Claim 4
Dependent Claim
17 words
A PLL circuit as recited in claim 1, wherein said filter means comprises a low pass filter.
Claim 5
Dependent Claim
30 words
A PLL circuit as recited in claim 1, wherein said reference converter means comprises a frequency divider and said plurality of reference proportionality factors comprises a plurality of reference divisors.
Claim 6
Dependent Claim
16 words
A PLL circuit as recited in claim 4, wherein said frequency divider comprises a programmable counter.
Claim 7
Dependent Claim
30 words
A PLL circuit as recited in claim 1, wherein said reference converter means comprises a frequency multiplier and said plurality of reference proportionality factors comprises a plurality of reference multipliers.
Claim 8
Dependent Claim
30 words
A PLL circuit as recited in claim 1, wherein said feedback converter means comprises a frequency divider and said plurality of feedback proportionality factors comprises a plurality of feedback divisors.
Claim 9
Dependent Claim
16 words
A PLL circuit as recited in claim 7, wherein said frequency divider comprises a programmable counter.
Claim 10
Dependent Claim
61 words
A PLL circuit as recited in claim 1, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors.
Claim 11
Dependent Claim
127 words
A PLL circuit as recited in claim 1, wherein said comparator means further receives a dynamic comparator control signal having active and inactive states and in accordance therewith compares said first and second comparator signals to provide said third comparator signal, and wherein said third comparator signal is provided in accordance with one of a plurality of comparator gain factors selected in accordance with said dynamic comparator control signal, and further wherein said selected one of said plurality of comparator gain factors corresponds to said one of said plurality of time intervals, and still further wherein said active state of said dynamic comparator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal.
Claim 12
Dependent Claim
67 words
A PLL circuit as recited in claim 10, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors.
Claim 13
Dependent Claim
34 words
A PLL circuit as recited in claim 10, further comprising oscillator means, coupled to said filter means and said feedback converter means, for receiving said frequency control signal and providing said oscillator output signal.
Claim 14
Dependent Claim
17 words
A PLL circuit as recited in claim 12, wherein said oscillator means comprises a voltage controlled oscillator.
Claim 15
Dependent Claim
124 words
A PLL circuit as recited in claim 12, wherein said oscillator means further receives a dynamic oscillator control signal having active and inactive states and in accordance therewith provides said oscillator output signal, and wherein said oscillator output signal is provided in accordance with one of a plurality of oscillator gain factors selected in accordance with said dynamic oscillator control signal, and further wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals, and still further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal, said dynamic feedback control signal and said dynamic comparator control signal.
Claim 16
Dependent Claim
73 words
A PLL circuit as recited in claim 14, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors.
Claim 17
Dependent Claim
34 words
A PLL circuit as recited in claim 1, further comprising oscillator means, coupled to said filter means and said feedback converter means, for receiving said frequency control signal and providing said oscillator output signal.
Claim 18
Dependent Claim
17 words
A PLL circuit as recited in claim 16, wherein said oscillator means comprises a voltage controlled oscillator.
Claim 19
Dependent Claim
119 words
A PLL circuit as recited in claim 16, wherein said oscillator means further receives a dynamic oscillator control signal having active and inactive states and in accordance therewith provides said oscillator output signal, and wherein said oscillator output signal is provided in accordance with one of a plurality of oscillator gain factors selected in accordance with said dynamic oscillator control signal, and further wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals., and still further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal.
Claim 20
Dependent Claim
67 words
A PLL circuit as recited in claim 18, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors.
Claim 21
Dependent Claim
32 words
A PLL circuit as recited in claim 1, wherein said plurality of time intervals includes a minimum time interval which is smaller than each other one of said plurality of time intervals.
Claim 22
Dependent Claim
50 words
A PLL circuit as recited in claim 1, further comprising controller means, coupled to said filter means, said reference converter means and said feedback converter means, for receiving a frequency select signal and in accordance therewith providing said filter control signal, said reference control signal and said feedback control signal.
Claim 23
Dependent Claim
371 words
A phase lock loop (PLL) circuit for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL circuit comprising: a comparator which receives first and second comparator signals at first and second comparator signal frequencies and phases, respectively, and which compares said first and second comparator signals and in accordance therewith provides a third comparator signal representing a phase difference between said first and second comparator signal phases; a filter, coupled to said comparator, which receives said third comparator signal, and which receives a dynamic filter control signal having active and inactive states and in accordance therewith filters said third comparator signal to provide a frequency control signal for controlling an oscillator to select a frequency of an output signal from said oscillator, wherein said third comparator signal is filtered in accordance with one of a plurality of filter bandwidths selected in accordance with said dynamic filter control signal; a reference converter, coupled to said comparator, which receives a reference source signal at a reference source signal frequency, and which receives a dynamic reference control signal having active and inactive states and in accordance therewith provides said first comparator signal, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with one of a plurality of reference proportionality factors selected in accordance with said dynamic reference control signal; and a feedback converter, coupled to said comparator, which receives said oscillator output signal at said oscillator output signal frequency, and which receives a dynamic feedback control signal having active and inactive states and in accordance therewith provides said second comparator signal, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with one of a plurality of feedback proportionality factors selected in accordance with said dynamic feedback control signal; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 24
Dependent Claim
371 words
A phase lock loop (PLL) circuit for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL circuit comprising: a comparator which receives first and second comparator signals at first and second comparator signal frequencies and phases, respectively, and which compares said first and second comparator signals and in accordance therewith provides a third comparator signal representing a phase difference between said first and second comparator signal phases; a filter, coupled to said comparator, which receives said third comparator signal, and which receives a dynamic filter control signal having active and inactive states and in accordance therewith filters said third comparator signal to provide a frequency control signal for controlling an oscillator to select a frequency of an output signal from said oscillator, wherein said third comparator signal is filtered in accordance with one of a plurality of filter bandwidths selected in accordance with said dynamic filter control signal; a reference converter, coupled to said comparator, which receives a reference source signal at a reference source signal frequency, and which receives a dynamic reference control signal having active and inactive states and in accordance therewith provides said first comparator signal, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with one of a plurality of reference proportionality factors selected in accordance with said dynamic reference control signal; and a feedback converter, coupled to said comparator, which receives said oscillator output signal at said oscillator output signal frequency, and which receives a dynamic feedback control signal having active and inactive states and in accordance therewith provides said second comparator signal, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with one of a plurality of feedback proportionality factors selected in accordance with said dynamic feedback control signal; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 25
Dependent Claim
15 words
A PLL circuit as recited in claim 22, wherein said comparator comprises a phase detector.
Claim 26
Dependent Claim
16 words
A PLL circuit as recited in claim 22, wherein said filter comprises a low pass filter.
Claim 27
Dependent Claim
29 words
A PLL circuit as recited in claim 22, wherein said reference converter comprises a frequency divider and said plurality of reference proportionality factors comprises a plurality of reference divisors.
Claim 28
Dependent Claim
16 words
A PLL circuit as recited in claim 25, wherein said frequency divider comprises a programmable counter.
Claim 29
Dependent Claim
29 words
A PLL circuit as recited in claim 22, wherein said reference converter comprises a frequency multiplier and said plurality of reference proportionality factors comprises a plurality of reference multipliers.
Claim 30
Dependent Claim
29 words
A PLL circuit as recited in claim 22, wherein said feedback converter comprises a frequency divider and said plurality of feedback proportionality factors comprises a plurality of feedback divisors.
Claim 31
Dependent Claim
16 words
A PLL circuit as recited in claim 28, wherein said frequency divider comprises a programmable counter.
Claim 32
Dependent Claim
61 words
A PLL circuit as recited in claim 22, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors.
Claim 33
Dependent Claim
126 words
A PLL circuit as recited in claim 22, wherein said comparator further receives a dynamic comparator control signal having active and inactive states and in accordance therewith compares said first and second comparator signals to provide said third comparator signal, and wherein said third comparator signal is provided in accordance with one of a plurality of comparator gain factors selected in accordance with said dynamic comparator control signal, and further wherein said selected one of said plurality of comparator gain factors corresponds to said one of said plurality of time intervals, and still further wherein said active state of said dynamic comparator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal.
Claim 34
Dependent Claim
67 words
A PLL circuit as recited in claim 31, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors.
Claim 35
Dependent Claim
32 words
A PLL circuit as recited in claim 31, further comprising an oscillator, coupled to said filter and said feedback converter, which receives said frequency control signal and provides said oscillator output signal.
Claim 36
Dependent Claim
16 words
A PLL circuit as recited in claim 33, wherein said oscillator comprises a voltage controlled oscillator.
Claim 37
Dependent Claim
123 words
A PLL circuit as recited in claim 33, wherein said oscillator further receives a dynamic oscillator control signal having active and inactive states and in accordance therewith provides said oscillator output signal, and wherein said oscillator output signal is provided in accordance with one of a plurality of oscillator gain factors selected in accordance with said dynamic oscillator control signal, and further wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals, and still further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal, said dynamic feedback control signal and said dynamic comparator control signal.
Claim 38
Dependent Claim
73 words
A PLL circuit as recited in claim 35, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors.
Claim 39
Dependent Claim
32 words
A PLL circuit as recited in claim 22, further comprising an oscillator, coupled to said filter and said feedback converter, which receives said frequency control signal and provides said oscillator output signal.
Claim 40
Dependent Claim
16 words
A PLL circuit as recited in claim 37, wherein said oscillator comprises a voltage controlled oscillator.
Claim 41
Dependent Claim
118 words
A PLL circuit as recited in claim 37, wherein said oscillator further receives a dynamic oscillator control signal having active and inactive states and in accordance therewith provides said oscillator output signal, and wherein said oscillator output signal is provided in accordance with one of a plurality of oscillator gain factors selected in accordance with said dynamic oscillator control signal, and further wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals, and still further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal.
Claim 42
Dependent Claim
67 words
A PLL circuit as recited in claim 39, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors.
Claim 43
Dependent Claim
32 words
A PLL circuit as recited in claim 22, wherein said plurality of time intervals includes a minimum time interval which is smaller than each other one of said plurality of time intervals.
Claim 44
Dependent Claim
47 words
A PLL circuit as recited in claim 22, further comprising a controller, coupled to said filter, said reference converter and said feedback converter, which receives a frequency select signal and in accordance therewith provides said filter control signal, said reference control signal and said feedback control signal.
Claim 45
Dependent Claim
329 words
A phase lock loop (PLL) method for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL method comprising the steps of: receiving a reference source signal at a reference source signal frequency; receiving a dynamic reference control signal having active and inactive states and in accordance therewith selecting one of a plurality of reference proportionality factors; providing a first comparator signal at a first comparator signal frequency and phase, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with said selected one of said plurality of reference proportionality factors; receiving an oscillator output signal at an oscillator output signal frequency; receiving a dynamic feedback control signal having active and inactive state and in accordance therewith selecting one of a plurality of feedback proportionality factors; providing a second comparator signal at a second comparator signal frequency and phase, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with said selected one of said plurality of feedback proportionality factors; comparing said first and second comparator signals; providing a third comparator signal which represents a phase difference between said first and second comparator signal phases; receiving a dynamic filter control signal having active and inactive states and in accordance therewith selecting one of a plurality of filter bandwidths; filtering said third comparator signal in accordance with said selected one of said plurality of filter bandwidths to provide a frequency control signal for controlling an oscillator to select said frequency of said output signal from said oscillator; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 46
Dependent Claim
329 words
A phase lock loop (PLL) method for controlling an oscillator to provide an output signal which is phase-locked to a reference signal with high frequency stepping resolution and low phase locking time, said PLL method comprising the steps of: receiving a reference source signal at a reference source signal frequency; receiving a dynamic reference control signal having active and inactive states and in accordance therewith selecting one of a plurality of reference proportionality factors; providing a first comparator signal at a first comparator signal frequency and phase, wherein said first comparator signal frequency is proportional to said reference source signal frequency in accordance with said selected one of said plurality of reference proportionality factors; receiving an oscillator output signal at an oscillator output signal frequency; receiving a dynamic feedback control signal having active and inactive state and in accordance therewith selecting one of a plurality of feedback proportionality factors; providing a second comparator signal at a second comparator signal frequency and phase, wherein said second comparator signal frequency is proportional to said oscillator output signal frequency in accordance with said selected one of said plurality of feedback proportionality factors; comparing said first and second comparator signals; providing a third comparator signal which represents a phase difference between said first and second comparator signal phases; receiving a dynamic filter control signal having active and inactive states and in accordance therewith selecting one of a plurality of filter bandwidths; filtering said third comparator signal in accordance with said selected one of said plurality of filter bandwidths to provide a frequency control signal for controlling an oscillator to select said frequency of said output signal from said oscillator; wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to one of a plurality of time intervals, and wherein said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal all coincide with one another.
Claim 47
Dependent Claim
40 words
A PLL method as recited in claim 43, wherein said step of providing a first comparator signal at a first comparator signal frequency and phase comprises dividing said reference source signal frequency with one of a plurality of reference divisors.
Claim 48
Dependent Claim
37 words
A PLL method as recited in claim 44, wherein said step of dividing said reference source signal frequency with one of a plurality of reference divisors comprises dividing said reference source signal frequency with a programmable counter.
Claim 49
Dependent Claim
40 words
A PLL method as recited in claim 43, wherein said step of providing a first comparator signal at a first comparator signal frequency and phase comprises multiplying said reference source signal frequency with one of a plurality of reference multipliers.
Claim 50
Dependent Claim
40 words
A PLL method as recited in claim 43, wherein said step of providing a second comparator signal at a second comparator signal frequency and phase comprises dividing said oscillator output signal frequency with one of a plurality of feedback divisors.
Claim 51
Dependent Claim
37 words
A PLL method as recited in claim 47, wherein said step of dividing said oscillator output signal frequency with one of a plurality of feedback divisors comprises dividing said oscillator output signal frequency with a programmable counter.
Claim 52
Dependent Claim
53 words
A PLL method as recited in claim 43, wherein said step of comparing said first and second comparator signals and in accordance therewith providing a third comparator signal which represents a phase difference between said first and second comparator signal phases comprises comparing said first and second comparator signals with a phase detector.
Claim 53
Dependent Claim
61 words
A PLL method as recited in claim 43, wherein said step of filtering said third comparator signal in accordance with said selected one of said plurality of filter bandwidths to provide a frequency control signal for controlling an oscillator to select said frequency of said output signal from said oscillator comprises filtering said third comparator signal with a low pass filter.
Claim 54
Dependent Claim
61 words
A PLL method as recited in claim 43, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors and feedback proportionality factors.
Claim 55
Dependent Claim
134 words
A PLL method as recited in claim 43, further comprising the step of receiving a dynamic comparator control signal having active and inactive states and in accordance therewith selecting one of a plurality of comparator gain factors, wherein said step of providing a third comparator signal which represents a phase difference between said first and second comparator signal phases comprises providing said third comparator signal in accordance with said selected one of said plurality of comparator gain factors, and wherein said selected one of said plurality of comparator gain factors corresponds to said one of said plurality of time intervals, and further wherein said active state of said dynamic comparator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal and said dynamic feedback control signal.
Claim 56
Dependent Claim
67 words
A PLL method as recited in claim 52, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and comparator gain factors.
Claim 57
Dependent Claim
27 words
A PLL method as recited in claim 52, further comprising the steps of receiving said frequency control signal and in accordance therewith providing said oscillator output signal.
Claim 58
Dependent Claim
28 words
A PLL method as recited in claim 54, wherein said step of providing said oscillator output signal comprises generating said oscillator output signal with a voltage controlled oscillator.
Claim 59
Dependent Claim
126 words
A PLL method as recited in claim 54, further comprising the step of receiving a dynamic oscillator control signal having active and inactive states and in accordance therewith selecting one of a plurality of oscillator gain factors, wherein said step of providing said oscillator output signal comprises providing said oscillator output signal in accordance with said selected one of said plurality of oscillator gain factors, and wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals, and further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal, said dynamic feedback control signal and said dynamic comparator control signal.
Claim 60
Dependent Claim
73 words
A PLL method as recited in claim 56, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors, comparator gain factors and oscillator gain factors.
Claim 61
Dependent Claim
27 words
A PLL method as recited in claim 43, further comprising the steps of receiving said frequency control signal and in accordance therewith providing said oscillator output signal.
Claim 62
Dependent Claim
28 words
A PLL method as recited in claim 58, wherein said step of providing said oscillator output signal comprises providing said oscillator output signal with a voltage controlled oscillator.
Claim 63
Dependent Claim
120 words
A PLL method as recited in claim 58, further comprising the step of receiving a dynamic oscillator control signal having active and inactive states and in accordance therewith selecting one of a plurality of oscillator gain factors, wherein said step of providing said oscillator output signal comprises providing said oscillator output signal in accordance with said selected one of said plurality of oscillator gain factors, and wherein said selected one of said plurality of oscillator gain factors corresponds to said one of said plurality of time intervals, and further wherein said active state of said dynamic oscillator control signal coincides with said active states of said dynamic filter control signal, said dynamic reference control signal, said dynamic feedback control signal.
Claim 64
Dependent Claim
67 words
A PLL method as recited in claim 60, wherein said selected ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors together correspond to a PLL loop gain function, and wherein said PLL loop gain function remains substantially constant for selected combinations of ones of said pluralities of filter bandwidths, reference proportionality factors, feedback proportionality factors and oscillator gain factors.
Claim 65
Dependent Claim
32 words
A PLL method as recited in claim 43, wherein said plurality of time intervals includes a minimum time interval which is smaller than each other one of said plurality of time intervals.
Claim 66
Dependent Claim
36 words
A PLL method as recited in claim 43, further comprising the steps of receiving a frequency select signal and in accordance therewith providing said filter control signal, said reference control signal and said feedback control signal.
References Cited (Backward Citations)
US4330758A
Cited
US4745372A
Cited
US4714899A
Cited
US4893094A
Cited
US4980653A
Cited
US5113152A
Cited
US5276408A
Cited
US5128632A
Cited
US5146187A
Cited
US5307071A
Cited
US5339050A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-29 | 1998-11-28 | 1999-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-29 | 2002-11-28 | 2003-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-29 | 2006-11-28 | 2007-05-30 | $7700.00 | Window Closed / Lapsed |