Patent JPS51134357A successfully refreshed from Google Patents.
Patent US5822228A successfully refreshed from Google Patents.
US5822228A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for using built in self test to characterize input-to-output delay time of embedded cores and other integrated circuits
Assignee: Solar Turbines Inc
•
Filing: 1997-05-27
•
Granted: 1998-10-13
•
Expires: 2017-05-27
Abstract
Abstract A system and method for using a BIST generator and a BIST compactor to characterize the propagation delay time of a high-speed embedded cores and integrated circuits in general. In one embodiment, an external clock is provided having a positive edge and a negative edge. The BIST generator and test compactor is configured to apply a set of test inputs to the integrated circuit in response to the positive edge, and the BIST compactor is configured to latch a set of outputs from the integrated circuit in response to the negative edge, and determine if the set of outputs represent a valid test result. The validity determination is monitored, and as long as the test result is valid, it is determined that the propagation delay time is less than the time interval between the positive and negative transitions. The propagation delay time can then be measured by reducing the time interval until invalid test results appear. This method provides the means to measure propagation delays of embedded cores more accurately using since tester pulse widths are more accurately measured than tester channel to channel accuracy.
Inventors
- 👤 V. Swamy Irrinki
- 👤 Yervant D. Lepejian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:30
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31724; G01R31/30; G01R31/3016; G01R31/3181; G01R31/3187
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
83 words
A method for enabling an automated tester having a minimum cycle time to characterize a propagation delay time of an integrated circuit, wherein said propagation delay time is less than the minimum cycle time, comprising: coupling a clock signal from the automated tester to the integrated circuit; triggering a test generator to provide an input to the integrated circuit on a positive-going edge of the clock signal; and latching an output of the integrated circuit on a negative-going edge of the clock signal.
Claim 2
Independent Claim
83 words
A method for enabling an automated tester having a minimum cycle time to characterize a propagation delay time of an integrated circuit, wherein said propagation delay time is less than the minimum cycle time, comprising: coupling a clock signal from the automated tester to the integrated circuit; triggering a test generator to provide an input to the integrated circuit on a positive-going edge of the clock signal; and latching an output of the integrated circuit on a negative-going edge of the clock signal.
Claim 3
Dependent Claim
56 words
The method of claim 1, further comprising: determining if the output of the integrated circuit is valid; adjusting a duty cycle of the clock signal; and repeating said triggering, latching, determining, and adjusting steps to find a minimum time interval between the positive-going and negative-going edges which represents the propagation delay time of the integrated circuit.
Claim 4
Independent Claim
115 words
A method for using a built-in self test generator and a built-in self test compactor to characterize a propagation delay time of a high-speed integrated circuit, wherein said method comprises: providing an external clock signal having a positive edge and a negative edge to the test generator and test compactor, wherein said test generator is configured to apply a set of test inputs to said integrated circuit in response to said positive edge, wherein said test compactor is configured to latch a set of outputs from said integrated circuit in response to said negative edge, and wherein said test compactor is further configured to determine if the set of outputs represent a valid test result.
Claim 5
Independent Claim
115 words
A method for using a built-in self test generator and a built-in self test compactor to characterize a propagation delay time of a high-speed integrated circuit, wherein said method comprises: providing an external clock signal having a positive edge and a negative edge to the test generator and test compactor, wherein said test generator is configured to apply a set of test inputs to said integrated circuit in response to said positive edge, wherein said test compactor is configured to latch a set of outputs from said integrated circuit in response to said negative edge, and wherein said test compactor is further configured to determine if the set of outputs represent a valid test result.
Claim 6
Dependent Claim
40 words
The method of claim 3, further comprising: monitoring said test compactor determination; and determining that the propagation delay time is less than a time interval between said positive and negative edges if said compactor determination indicates a valid test result.
Claim 7
Dependent Claim
41 words
The method of claim 3, further comprising: decreasing a time interval between said positive and negative edges; and determining that the propagation delay time equals a smallest time interval which produced a test compactor determination indicative of a valid test result.
Claim 8
Dependent Claim
41 words
The method of claim 3, further comprising: increasing a time interval between said positive and negative edges; and determining that the propagation delay time equals a smallest time interval which produces a test compactor determination indicative of a valid test result.
Claim 9
Dependent Claim
21 words
The method of claim 5, wherein the time interval is reduced by adjusting a duty cycle of said external clock signal.
Claim 10
Dependent Claim
20 words
The method of claim 5, wherein the time interval is reduced by increasing a frequency of said external clock signal.
Claim 11
Independent Claim
98 words
A method for determining a propagation delay time of a high-speed integrated circuit, wherein said method comprises: providing a first transition of a first polarity in a clock signal and a second transition of a different polarity in said clock signal, wherein said second transition is separated from the first transition by a time interval; applying a set of test inputs to said integrated circuit in response to said first transition; latching a set of outputs from said integrated circuit in response to said second transition; and determining if said set of outputs is a valid test result.
Claim 12
Independent Claim
98 words
A method for determining a propagation delay time of a high-speed integrated circuit, wherein said method comprises: providing a first transition of a first polarity in a clock signal and a second transition of a different polarity in said clock signal, wherein said second transition is separated from the first transition by a time interval; applying a set of test inputs to said integrated circuit in response to said first transition; latching a set of outputs from said integrated circuit in response to said second transition; and determining if said set of outputs is a valid test result.
Claim 13
Dependent Claim
29 words
The method of claim 9, further comprising: deciding that the propagation delay time is less than said time interval if said determination is indicative of a valid test result.
Claim 14
Dependent Claim
58 words
The method of claim 9, further comprising: iteratively reducing said time interval and executing said providing, applying, latching, and determining steps until one of said determinations is not indicative of a valid test result; and deciding that the propagation delay time is less than a last time interval for which all determinations were indicative of valid test results.
Claim 15
Independent Claim
158 words
A method for determining a propagation delay time of a synchronous integrated circuit, wherein said method comprises: providing a first transition of a first polarity in a clock signal, a second transition of a different polarity in said clock signal, and a third transition of the first polarity in said clock signal, wherein said second transition is separated from the first by a first time interval, and wherein said third transition is separated from the second transition by a second time interval; and applying a set of test inputs to said integrated circuit in response to said first transition, wherein said set of test inputs includes an asserted enable signal, and wherein said integrated circuit is configured to operate in response to said second transition when said enable signal is asserted; latching a set of outputs from said integrated circuit in response to said third transition; and determining is said set of outputs is a valid test result.
Claim 16
Independent Claim
158 words
A method for determining a propagation delay time of a synchronous integrated circuit, wherein said method comprises: providing a first transition of a first polarity in a clock signal, a second transition of a different polarity in said clock signal, and a third transition of the first polarity in said clock signal, wherein said second transition is separated from the first by a first time interval, and wherein said third transition is separated from the second transition by a second time interval; and applying a set of test inputs to said integrated circuit in response to said first transition, wherein said set of test inputs includes an asserted enable signal, and wherein said integrated circuit is configured to operate in response to said second transition when said enable signal is asserted; latching a set of outputs from said integrated circuit in response to said third transition; and determining is said set of outputs is a valid test result.
Claim 17
Dependent Claim
17 words
The method of claim 12, further comprising de-asserting said enable signal in response to said third transition.
Claim 18
Dependent Claim
30 words
The method of claim 12, further comprising: deciding that the propagation delay time is less than said second time interval if said determination is indicative of a valid test result.
Claim 19
Dependent Claim
59 words
The method of claim 12, further comprising: iteratively reducing said second time interval and executing said providing, applying, latching, and determining steps until one of said determinations is not indicative of a valid test result; and deciding that the propagation delay time is less than a last time interval for which all determinations were indicative of valid test results.
Claim 20
Independent Claim
153 words
A system for determining a propagation delay of an integrated circuit, wherein said system comprises: a test generator configured to provide a set of test inputs to said integrated circuit in response to a first transition in a first clock signal; a test compactor configured to latch a set of outputs from said integrated circuit in response to a second transition in a second clock signal, wherein said test compactor is further configured to determine if the set of outputs indicates a valid test result; and a clock circuit coupled to provide said first and second clock signals, wherein said clock circuit is further configured to provide said second transition at a variable time interval after said first transition, and wherein the system is configured to determine that the propagation delay is less than the variable time interval if the test compactor determines that the set of outputs indicates a valid test result.
Claim 21
Independent Claim
153 words
A system for determining a propagation delay of an integrated circuit, wherein said system comprises: a test generator configured to provide a set of test inputs to said integrated circuit in response to a first transition in a first clock signal; a test compactor configured to latch a set of outputs from said integrated circuit in response to a second transition in a second clock signal, wherein said test compactor is further configured to determine if the set of outputs indicates a valid test result; and a clock circuit coupled to provide said first and second clock signals, wherein said clock circuit is further configured to provide said second transition at a variable time interval after said first transition, and wherein the system is configured to determine that the propagation delay is less than the variable time interval if the test compactor determines that the set of outputs indicates a valid test result.
Claim 22
Dependent Claim
36 words
The system of claim 16, wherein said second clock signal is an inversion of the first clock signal, and wherein the variable time interval is varied by altering a duty cycle of the first clock signal.
Claim 23
Dependent Claim
37 words
The system of claim 16, wherein said second clock signal is a delayed version of the first clock signal, and wherein the variable time interval is varied by altering a delay time of the second clock signal.
Claim 24
Independent Claim
162 words
A system for determining a propagation delay of a clocked integrated circuit, wherein said system comprises: a test generator configured to provide a set of test inputs to said integrated circuit; a clock circuit configured to provide a first transition of a first clock signal to said integrated circuit to cause said integrated circuit to operate on the set of test inputs, wherein said clock circuit is further configured to provide a second transition of a second clock signal at a variable time interval after said first transition; a test compactor configured to latch a set of outputs from said integrated circuit in response to said second transition, wherein said test compactor is further configured to determine if the set of outputs indicates a valid test result, and wherein the system is configured to determine that the propagation delay time is less than the variable time interval if the test compactor determines that the set of outputs indicates a valid test result.
Claim 25
Independent Claim
162 words
A system for determining a propagation delay of a clocked integrated circuit, wherein said system comprises: a test generator configured to provide a set of test inputs to said integrated circuit; a clock circuit configured to provide a first transition of a first clock signal to said integrated circuit to cause said integrated circuit to operate on the set of test inputs, wherein said clock circuit is further configured to provide a second transition of a second clock signal at a variable time interval after said first transition; a test compactor configured to latch a set of outputs from said integrated circuit in response to said second transition, wherein said test compactor is further configured to determine if the set of outputs indicates a valid test result, and wherein the system is configured to determine that the propagation delay time is less than the variable time interval if the test compactor determines that the set of outputs indicates a valid test result.
Claim 26
Dependent Claim
36 words
The system of claim 19, wherein said second clock signal is an inversion of the first clock signal, and wherein the variable time interval is varied by altering a duty cycle of the first clock signal.
Claim 27
Dependent Claim
37 words
The system of claim 19, wherein said second clock signal is a delayed version of the first clock signal, and wherein the variable time interval is varied by altering a delay time of the second clock signal.
References Cited (Backward Citations)
US5410547A
Cited
US5724615A
Cited
US5724562A
Cited
US5664166A
Cited
US5568437A
Cited
US5689690A
Cited
US5701308A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-12 | 2002-04-13 | 2002-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-12 | 2006-04-13 | 2006-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-12 | 2010-04-13 | 2010-10-13 | $7700.00 | Window Closed / Lapsed |