← Back to Patent Explorer
US5821172A Expired / Lapsed US ⏱️ 0.0 years remaining

Oxynitride GTE dielectrics using NH3 gas

Assignee: Advanced Micro Devices Inc
•
Filing: 1997-01-06
•
Granted: 1998-10-13
•
Expires: 2017-01-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor manufacturing process in which a single crystal silicon semiconductor substrate is immersed in an oxidation chamber maintained at a first temperature preferably between 400° and 700° C. for a first duration. During the first duration, the oxidation chamber comprises a first ambient gas of N 2 or Argon. Thereafter, the ambient temperature within the oxidation chamber is ramped to a second temperature in the range of approximately 600° to 1100° C. NH 3 is then introduced into the oxidation chamber simultaneously with either NO or N 2 O to form an oxynitride layer. Thereafter, a conductive gate structure is formed on the oxynitride layer and a source/drain impurity distribution is introduced into a pair of source/drain regions laterally displaced on either side of the channel region of the semiconductor substrate. The channel region is aligned with the conductive gate. Preferably, the resistivity of an epitaxial layer of the semiconductor substrate is in the range of approximately 10 to 15 Ω-cm. In one embodiment, the first ambient gas further includes 1 to 10% oxygen and the first temperature is in the range of approximately 600° C. to 700° C. In one embodiment, a thin base oxide film consisting essentially of silicon an oxygen is formed on the upper surface of the semiconductor substrate prior to the oxynitride formation. In one embodiment of the invention, the oxynitride layer is annealed in an N 2 ambient at an anneal temperature in the range of approximately 600° C. to 1100° C. for a duration in the range of 30 seconds to 20 minutes.

Inventors

  • 👤 Mark C. Gilmer
  • 👤 Mark I. Gardner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 03:04
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D64/01344; H10D64/60; H10D64/66; H10D64/68; H10D64/693

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 212 words
A manufacturing process for forming a semiconductor transistor, comprising: providing a semiconductor substrate, wherein said semiconductor substrate comprises single crystal silicon; immersing said semiconductor substrate into an oxidation chamber maintained at a first temperature between 400° and 700° C. for a first duration such that a base oxide layer forms on an upper surface of said semiconductor substrate, said oxidation chamber comprising a first ambient gas and a second ambient gas, wherein said first ambient is selected from the group consisting of N 2 and Argon, and wherein said second ambient gas comprises oxygen; ramping the ambient temperature within said oxidation chamber to a second temperature in the range of approximately 600° to 1100° C.; simultaneously introducing NH 3 and a gas selected from the group consisting of NO and N 2 O into said oxidation chamber while maintaining the ambient temperature within said oxidation chamber at said second temperature for a second duration to form an oxynitride layer on an upper surface of said base oxide layer; forming a conductive gate structure on said oxynitride layer; and introducing a source/drain impurity distribution into a pair of source/drain regions laterally displaced on either side of a channel region of said semiconductor substrate wherein said channel region is aligned with said conductive gate.
Claim 2
Dependent Claim 212 words
A manufacturing process for forming a semiconductor transistor, comprising: providing a semiconductor substrate, wherein said semiconductor substrate comprises single crystal silicon; immersing said semiconductor substrate into an oxidation chamber maintained at a first temperature between 400° and 700° C. for a first duration such that a base oxide layer forms on an upper surface of said semiconductor substrate, said oxidation chamber comprising a first ambient gas and a second ambient gas, wherein said first ambient is selected from the group consisting of N 2 and Argon, and wherein said second ambient gas comprises oxygen; ramping the ambient temperature within said oxidation chamber to a second temperature in the range of approximately 600° to 1100° C.; simultaneously introducing NH 3 and a gas selected from the group consisting of NO and N 2 O into said oxidation chamber while maintaining the ambient temperature within said oxidation chamber at said second temperature for a second duration to form an oxynitride layer on an upper surface of said base oxide layer; forming a conductive gate structure on said oxynitride layer; and introducing a source/drain impurity distribution into a pair of source/drain regions laterally displaced on either side of a channel region of said semiconductor substrate wherein said channel region is aligned with said conductive gate.
Claim 3
Dependent Claim 36 words
The process of claim 1, wherein said semiconductor substrate includes a p-type epitaxial layer formed on a p+silicon bulk, wherein a resistivity of said epitaxial layer is in the range of approximately 10 to 15 Ω-cm.
Claim 4
Dependent Claim 19 words
The process of claim 1, wherein said first temperature is in the range of approximately 600° to 700° C.
Claim 5
Dependent Claim 24 words
The process of claim 1, wherein a concentration of said oxygen in said second ambient is in the range of approximately 1 to 10%.
Claim 6
Dependent Claim 15 words
The process of claim 1, wherein said base oxide film is substantially devoid of nitrogen.
Claim 7
Dependent Claim 20 words
The process of claim 1, wherein a thickness of said base oxide film is between approximately 5 to 25 angstroms.
Claim 8
Dependent Claim 22 words
The process of claim 1, wherein a concentration of said NH 3 in said oxidation chamber is approximately 1 to 15 percent.
Claim 9
Dependent Claim 62 words
The process of claim 1, wherein the step of forming a conductive gate structure comprises: chemically vapor depositing polysilicon at a temperature in the range of approximately 500° to 650° C. at a pressure less than approximately 2 torrs; and implanting a gate impurity distribution into said polysilicon to reduce the sheet resistivity of said polysilicon to less than approximately 500 Ω/square.
Claim 10
Dependent Claim 50 words
The process of claim 1, wherein the step of introducing said source/drain impurity distribution comprises implanting ions selected from the group consisting of boron, phosphorous, and arsenic into said pair of source/drain regions, wherein an implant dose for said ion implanting is greater than approximately 10 15 atoms/cm 2 .
Claim 11
Dependent Claim 51 words
The process of claim 1, further comprising, subsequent to the step of introducing said NH 3 , annealing said oxynitride layer in an N 2 ambient at an anneal temperature in the range of approximately 600° to 1100° C. for a duration in the range of 30 seconds to 20 minutes.
Claim 12
Dependent Claim 13 words
The process of claim 1 wherein said oxidation chamber comprises an oxidation furnace.
Claim 13
Dependent Claim 15 words
The process of claim 1 wherein said oxidation chamber comprises a rapid thermal process apparatus.
Claim 14
Dependent Claim 25 words
The process of claim 1 wherein the oxidation rate during said forming of said oxynitride is in the range of approximately 5 to 15 angstroms/minute.

References Cited (Backward Citations)

US4472212A Cited
US4556585A Cited
US5403786A Cited
US5071790A Cited
US5436481A Cited
US5464792A Cited
US5407870A Cited
US5397720A Cited
US5512519A Cited
US5712208A Cited
US5631199A Cited
US5541141A Cited
US5736454A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-10-12 2002-04-13 2002-10-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-10-12 2006-04-13 2006-10-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-10-12 2010-04-13 2010-10-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag