Test pattern preparation system

Claim 1

A test pattern preparation system for testing an LSI circuit, the system comprising: a circuit data file storing circuit data; an old test signal pattern file storing old test signal patterns; a test signal pattern preparation means, operatively connected to the circuit data file and the old test signal pattern file, for performing a logic simulation, detecting simultaneous-change action based on a result of the logic simultaneous-change action based on a result of the logic simulation, and preparing a new test signal pattern in accordance with the circuit data and the old test signal patterns; and a new test signal pattern file operatively connected to the test signal pattern preparation means for storing the new test signal pattern prepared by the test signal pattern preparation means, and wherein said test signal pattern preparation means comprises: a logic simulation unit receiving the circuit data from the circuit data file and the old test signal patterns from the old test signal pattern file; performing the logic simulation in consideration of signal delay; and recording names of input/output pins at which a signal level was changed, any change of the signal level before and after the change, and the time when the signal level changed; a simultaneous-change detection unit calculating a sum of noise levels at input/output pins which are provided in vicinity of a target input/output pin to be checked in accordance with the result of the logic simulation, and recording the sum of the noise levels caused by the simultaneous-change action at the input/output pins when the sum of the noise levels exceeds a threshold value which is previously determined; and a pattern masking unit setting the signal levels at input/output pins, where noises are considered, to a DON'T CARE value, performing a re-simulation, and masking all expected values on the test pattern at the output pins, when influence of the noise is propagated to the DON'T CARE value.