Patent US5807791A successfully refreshed from Google Patents.
US5807791A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Methods for fabricating multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes
Assignee: GlobalFoundries Inc
•
Filing: 1997-01-02
•
Granted: 1998-09-15
•
Expires: 2017-01-02
Abstract
Abstract Multichip semiconductor structures with consolidated circuitry are disclosed, along with programmable electrostatic discharge (ESD) protection circuits for chip input/output (I/O) nodes. The multichip structures include a first semiconductor chip having a first circuit at least partially providing a first predetermined circuit function, and a second semiconductor chip electrically and mechanically coupled to the first semiconductor chip. The second semiconductor device chip has a second circuit that at least partially provides a circuit function to the first circuit of the first semiconductor chip. In one embodiment, the first semiconductor chip comprises a memory array chip, while the second semiconductor chip comprises a logic chip wherein at least some peripheral circuitry necessary for accessing the memory array of the memory array chip resides within the logic chip. This allows the removal of redundant circuitry from identical chips of a multichip structure. Also disclosed is removing, adding or balancing ESD circuit loading on input/output nodes of a multichip stack. Various techniques are presented for selective removal of ESD circuitry from commonly connected I/O nodes. Any circuitry interfacing with an external device may be rebalanced at the multichip level using this concept.
Inventors
- 👤 Claude Louis Bertin
- 👤 Erik Leigh Hedberg
- 👤 James Marc Leas
- 👤 Steven Howard Voldman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-10 01:45
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/427; H10D; H10D89/00; H10D89/60; H10D89/601; H10W42/00; H10W42/60; H10W90/00; H10W72/00; H10W72/01; H10W72/834; H10W90/20
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
189 words
A method for fabricating a multichip semiconductor stack having input/output (I/O) nodes with customizable electrostatic discharge protection, said method comprising the steps of: (a) providing a plurality of semiconductor device chips, each semiconductor device chip comprising an integrated circuit connected to an I/O node and an electrostatic discharge suppression circuit designed to have an electrical connection to said I/O node; (b) laminating said plurality of integrated circuit chips such that a planar main surface of each semiconductor device chip is parallel and structurally coupled to a planar main surface of an adjacent semiconductor device chip of said plurality of semiconductor device chips, thereby defining a multichip stack having a side surface; (c) establishing a conductive pattern on said side surface of said multichip stack, said conductive pattern electrically connecting to each of the I/O nodes from the plurality of semiconductor device chips, at least some of said I/O nodes being electrically connected by said conductive pattern as a common I/O node; and (d) disrupting the electrical connection of at least one of said electrostatic discharge suppression circuits to a respective I/O node comprising part of said common I/O node.
Claim 2
Independent Claim
189 words
A method for fabricating a multichip semiconductor stack having input/output (I/O) nodes with customizable electrostatic discharge protection, said method comprising the steps of: (a) providing a plurality of semiconductor device chips, each semiconductor device chip comprising an integrated circuit connected to an I/O node and an electrostatic discharge suppression circuit designed to have an electrical connection to said I/O node; (b) laminating said plurality of integrated circuit chips such that a planar main surface of each semiconductor device chip is parallel and structurally coupled to a planar main surface of an adjacent semiconductor device chip of said plurality of semiconductor device chips, thereby defining a multichip stack having a side surface; (c) establishing a conductive pattern on said side surface of said multichip stack, said conductive pattern electrically connecting to each of the I/O nodes from the plurality of semiconductor device chips, at least some of said I/O nodes being electrically connected by said conductive pattern as a common I/O node; and (d) disrupting the electrical connection of at least one of said electrostatic discharge suppression circuits to a respective I/O node comprising part of said common I/O node.
Claim 3
Dependent Claim
32 words
The method of claim 1 wherein said disrupting step comprises turning off a switch, said switch interconnecting said at least one of said electrostatic discharge suppression circuits to a respective I/O node.
Claim 4
Dependent Claim
19 words
The method of claim 2 wherein said switch comprises a switch of low capacitive loading and low leakage current.
Claim 5
Dependent Claim
12 words
The method of claim 2 wherein said switch comprises a pass gate.
Claim 6
Dependent Claim
31 words
The method of claim 1 wherein said disrupting step comprises opening a fuse, said fuse interconnecting said at least one of said electrostatic discharge suppression circuits to a respective I/O node.
Claim 7
Independent Claim
170 words
A method for fabricating a multichip semiconductor stack having input/output (I/O) nodes with customizable electrostatic discharge protection, said method comprising the steps of: (a) providing a plurality of semiconductor device chips, each semiconductor device chip comprising an integrated circuit connected to an I/O node and an electrostatic discharge suppression circuit designed to have an electrical connection to said I/O node; (b) laminating said plurality of integrated circuit chips such that a planar main surface of each semiconductor device chip is parallel and structurally coupled to a planar main surface of an adjacent semiconductor device chip of said plurality of semiconductor device chips, thereby defining a multichip stack having a side surface; (c) establishing a conductive pattern on said side surface of said multichip stack, said conductive pattern electrically connecting to each of the I/O nodes from the plurality of semiconductor device chips; and (d) modifying an electrical connection of at least one of said electrostatic discharge suppression circuits to at least one of said I/O nodes of said multichip stack.
Claim 8
Independent Claim
170 words
A method for fabricating a multichip semiconductor stack having input/output (I/O) nodes with customizable electrostatic discharge protection, said method comprising the steps of: (a) providing a plurality of semiconductor device chips, each semiconductor device chip comprising an integrated circuit connected to an I/O node and an electrostatic discharge suppression circuit designed to have an electrical connection to said I/O node; (b) laminating said plurality of integrated circuit chips such that a planar main surface of each semiconductor device chip is parallel and structurally coupled to a planar main surface of an adjacent semiconductor device chip of said plurality of semiconductor device chips, thereby defining a multichip stack having a side surface; (c) establishing a conductive pattern on said side surface of said multichip stack, said conductive pattern electrically connecting to each of the I/O nodes from the plurality of semiconductor device chips; and (d) modifying an electrical connection of at least one of said electrostatic discharge suppression circuits to at least one of said I/O nodes of said multichip stack.
Claim 9
Dependent Claim
26 words
The method of claim 6 wherein said modifying step is performed to customize electrostatic discharge suppression protection to said at least one of said I/O nodes.
Claim 10
Dependent Claim
42 words
The method of claim 7 wherein said modifying step comprises disrupting the electrical connection of said at least one of said electrostatic discharge suppression circuits to a respective I/O node in order to reduce electrostatic discharge protection to said respective I/O node.
Claim 11
Dependent Claim
39 words
The method of claim 7 wherein said modifying step comprises redirecting the electrical connection of said at least one of said electrostatic discharge suppression circuits in order to increase electrostatic discharge protection to said at least one I/O node.
Claim 12
Dependent Claim
24 words
The method of claim 6 wherein said modifying step serves to isolate at least one redundant electrostatic discharge suppression circuit from said I/O nodes.
Claim 13
Dependent Claim
25 words
The method of claim 6 wherein said modifying step serves to balance electrostatic discharge suppression circuitry loading on the I/O nodes of said multichip stack.
Claim 14
Dependent Claim
34 words
The method of claim 6 wherein said at least one of said I/O nodes comprises a common I/O node formed by electrically connecting with said conductive pattern at least some of said I/O nodes.
References Cited (Backward Citations)
US4139935A
Cited
US4198696A
Cited
US4608592A
Cited
US4456800A
Cited
US4727410A
Cited
US4894706A
Cited
US4677520A
Cited
US4734752A
Cited
US4937471A
Cited
US5012924A
Cited
US5270261A
Cited
US5424896A
Cited
US5552951A
Cited
US5502667A
Cited
US5561622A
Cited
US5477082A
Cited
US5598313A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-14 | 2002-03-16 | 2002-09-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-14 | 2006-03-16 | 2006-09-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-14 | 2010-03-16 | 2010-09-15 | $7700.00 | Window Closed / Lapsed |