US5793239A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Composite load circuit
Assignee: STMicroelectronics NV
•
Filing: 1997-08-29
•
Granted: 1998-08-11
•
Expires: 2017-08-29
Abstract
Abstract A composite load circuit for use within another circuit includes at least one amplifying transistor. The composite load circuit includes first and second transistors connected in parallel. Each load transistor has a gate that receives a common control voltage. Each load transistor also has a different turn-on threshold voltage. A resistor, connected in parallel with the load transistors, limits an effective impedance of the load transistors.
Inventors
- 👤 Janos Kovacs
- 👤 Kevin McCall
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:36
CPC Classifications
H; H03; H03H; H03H11/00; H03H11/02; H03H11/26; H03H11/265
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
134 words
A dynamic composite load for an amplifier circuit comprising: at least first and second load transistors connected in parallel; and a resistor, connected in parallel with said first and second load transistors, for shunting said first and second load transistors when, in response to a control current, said first load transistor is off or operating in the border region and said second load transistor is off; said first load transistor shunting said resistor and said second load transistor when said first load transistor, in response to said control current, is operating in the triode region; said second load transistor turning on, in response to said control current, after said first load transistor has entered said triode region, said second load transistor shunting said resistor and said first load transistor as said control current increases.
Claim 2
Dependent Claim
134 words
A dynamic composite load for an amplifier circuit comprising: at least first and second load transistors connected in parallel; and a resistor, connected in parallel with said first and second load transistors, for shunting said first and second load transistors when, in response to a control current, said first load transistor is off or operating in the border region and said second load transistor is off; said first load transistor shunting said resistor and said second load transistor when said first load transistor, in response to said control current, is operating in the triode region; said second load transistor turning on, in response to said control current, after said first load transistor has entered said triode region, said second load transistor shunting said resistor and said first load transistor as said control current increases.
Claim 3
Dependent Claim
28 words
The composite load of claim 1 in which the impedance of said resistor is less than the impedance of said first load transistor operating outside the triode region.
Claim 4
Dependent Claim
22 words
The composite load of claim 2 in which said first load transistor and said second load transistor have a common gate voltage.
Claim 5
Dependent Claim
21 words
The composite load of claim 3 in which said first load transistor and said second load transistor have different threshold voltages.
Claim 6
Dependent Claim
42 words
The composite load of claim 2 in which said first load transistor has a first gate voltage and said second load transistor has a second gate voltage, said first gate voltage differing from said second gate voltage by a constant offset voltage.
Claim 7
Dependent Claim
20 words
The composite load of claim 1 in which said second load transistor is substantially wider than said first load transistor.
Claim 8
Dependent Claim
21 words
The composite load of claim 1 in which said second load transistor is ten times wider than said first load transistor.
Claim 9
Dependent Claim
164 words
A current controlled delay circuit comprising: an amplifier; a current source for supplying a control current to said amplifier; and at least one composite load responsive to said control current, for loading said amplifier, each said composite load including at least first and second load transistors connected in parallel and a resistor, connected in parallel with said first and second load transistors, for shunting said first and second load transistors when, in response to said control current, said first load transistor is off or operating in the border region and said second load transistor is off; said first load transistor shunting said resistor and said second load transistor when said first load transistor, in response to said control current, is operating in the triode region; said second load transistor turning on, in response to said control current, after said first load transistor has entered its triode region, said second load transistor shunting said resistor and said first load transistor as said control current increases.
Claim 10
Dependent Claim
164 words
A current controlled delay circuit comprising: an amplifier; a current source for supplying a control current to said amplifier; and at least one composite load responsive to said control current, for loading said amplifier, each said composite load including at least first and second load transistors connected in parallel and a resistor, connected in parallel with said first and second load transistors, for shunting said first and second load transistors when, in response to said control current, said first load transistor is off or operating in the border region and said second load transistor is off; said first load transistor shunting said resistor and said second load transistor when said first load transistor, in response to said control current, is operating in the triode region; said second load transistor turning on, in response to said control current, after said first load transistor has entered its triode region, said second load transistor shunting said resistor and said first load transistor as said control current increases.
Claim 11
Dependent Claim
30 words
The current controlled delay circuit of claim 8 in which the impedance of said resistor is less than the impedance of said first load transistor operating outside the triode region.
Claim 12
Dependent Claim
24 words
The current controlled delay circuit of claim 9 in which said first load transistor and said second load transistor have a common gate voltage.
Claim 13
Dependent Claim
23 words
The current controlled delay circuit of claim 10 in which said first load transistor and said second load transistor have different threshold voltages.
Claim 14
Dependent Claim
44 words
The current controlled delay circuit of claim 9 in which said first load transistor has a first gate voltage and said second load transistor has a second gate voltage, said first gate voltage differing from said second gate voltage by a constant offset voltage.
Claim 15
Dependent Claim
22 words
The current controlled delay circuit of claim 8 in which said second load transistor is substantially wider than said first load transistor.
Claim 16
Dependent Claim
23 words
The current controlled delay circuit of claim 8 in which said second load transistor is ten times wider than said first load transistor.
References Cited (Backward Citations)
US3585411A
Cited
US4477735A
Cited
US4490669A
Cited
US4553043A
Cited
US4962482A
Cited
US5061861A
Cited
US5270586A
Cited
US5283479A
Cited
US5394028A
Cited
US5324994A
Cited
US5359301A
Cited
US5491430A
Cited
US5550486A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-10 | 2002-02-09 | 2002-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-10 | 2006-02-09 | 2006-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-10 | 2010-02-09 | 2010-08-11 | $7700.00 | Window Closed / Lapsed |