US4553043A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed drive circuit
Assignee: Motorola Solutions Inc
•
Filing: 1983-03-28
•
Granted: 1985-11-12
•
Expires: 2003-03-28
Abstract
Abstract A driver circuit directly couples the clock signal to gate electrodes of pull-up devices to minimize the loading effect on the clock signal. The pull-up devices pull up the output to substantially the positive power supply voltage. The clock signal is coupled to the gate electrodes of the pull-up devices by a transistor whose gate electrode is controlled by a control signal. The control signal also triggers the pull down of the gate electrode of the pull-up devices when it is not desired to couple the clock signal to the gate electrode of the pull-up devices.
Inventors
- 👤 Lanny L. Parker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 04:39
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09441; H03K19/09443; H03K19/09445
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
129 words
A line driver circuit having an input and an output terminal, comprising: a controllable coupler for coupling an input signal present at the input terminal; a first transistor having a control electrode coupled to the controllable coupler to receive the input signal from the controllable coupler, the first transistor being for coupling voltage from a voltage terminal to the output terminal; a second transistor coupled in parallel with the first transistor and having a control electrode coupled to the controllable coupler to receive the input signal from the controllable coupler, and wherein the first transistor has a lower threshold voltage than the second transistor; and a third transistor coupled to the output terminal for discharging the output terminal and having a control electrode coupled to a control signal input.
Claim 2
Dependent Claim
129 words
A line driver circuit having an input and an output terminal, comprising: a controllable coupler for coupling an input signal present at the input terminal; a first transistor having a control electrode coupled to the controllable coupler to receive the input signal from the controllable coupler, the first transistor being for coupling voltage from a voltage terminal to the output terminal; a second transistor coupled in parallel with the first transistor and having a control electrode coupled to the controllable coupler to receive the input signal from the controllable coupler, and wherein the first transistor has a lower threshold voltage than the second transistor; and a third transistor coupled to the output terminal for discharging the output terminal and having a control electrode coupled to a control signal input.
Claim 3
Dependent Claim
59 words
The line driver circuit of claim 1 further including a fourth transistor coupled between the control electrodes of the first and second transistors and a reference terminal and having a control electrode coupled to the control signal input, and wherein the controllable coupler is transistor controlled by a complement of the control signal appearing at the control signal input.
Claim 4
Dependent Claim
120 words
A buffer driver circuit capable of driving long polysilicon lines, comprising: coupling means for controllably coupling a clock signal into the driver circuit; switching means coupled between a power supply terminal and an output for the driver circuit, the switching means having a control input coupled to the coupling means so that the clock signal controllably coupled by the coupling means controls the switching means without intermediate delays between the control input and the clock input to the driver circuit to provide an output signal having substantially zero delay from the clock signal; and inhibiting means coupled to the control input of the switching means to controllably inhibit the switching means, the inhibiting means being controlled by an input signal.
Claim 5
Dependent Claim
120 words
A buffer driver circuit capable of driving long polysilicon lines, comprising: coupling means for controllably coupling a clock signal into the driver circuit; switching means coupled between a power supply terminal and an output for the driver circuit, the switching means having a control input coupled to the coupling means so that the clock signal controllably coupled by the coupling means controls the switching means without intermediate delays between the control input and the clock input to the driver circuit to provide an output signal having substantially zero delay from the clock signal; and inhibiting means coupled to the control input of the switching means to controllably inhibit the switching means, the inhibiting means being controlled by an input signal.
Claim 6
Dependent Claim
59 words
The buffer driver of claim 3 wherein the coupling means is a field effect transistor having a control electrode coupled to the input signal by an inverter; and the switching means is a pair of field effect transistors coupled in parallel with their control electrodes coupled to the coupling means to receive the clock signal from the coupling means.
Claim 7
Dependent Claim
66 words
The buffer driver of claim 4 wherein the pair of field effect transistors are a natural transistor and a depletion type transistor; and further including a first and a second transistor coupled to the output of the driver circuit, the first transistor being controlled by the input signal and the second transistor being controlled by the clock signal from the coupling means coupled through an inverter.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-11-11 | 1989-05-13 | 1989-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-11-11 | 1993-05-13 | 1993-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-11-11 | 1997-05-13 | 1997-11-12 | $7700.00 | Window Closed / Lapsed |