Patent US4827458A successfully refreshed from Google Patents.
Patent US5787008A successfully refreshed from Google Patents.
US5787008A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Simulation corrected sensitivity
Assignee: NXP USA Inc
•
Filing: 1996-04-10
•
Granted: 1998-07-28
•
Expires: 2016-04-10
Abstract
Abstract A process and implementing computer system (13) for optimally sizing elements of an integrated circuit includes determining actual arrival times and required arrival times (403) for processed signals at all nodes within the integrated circuit and determining the slack or difference (405) between arrival and required times for each node. If the actual arrival time for a particular node is after the time required to meet a predetermined design constraint of the node (407), a determination (411) is made regarding the effect of that element on the nodal slack for an incremental increase in the size of that element. Thereafter an element is selected (413) for sizing increase (415) in accordance with a weighting function and the process is repeated until all of the nodes in the integrated circuit have positive slack times (407, 409). One method of accomplishing a timing analysis step (303) includes an analytical circuit simulation technique (1000-1015) in which circuit "I-V" characteristics are more precisely represented with a power series (1006) including a plurality of regional segmental approximations (901-907). Another method of timing analysis includes an equivalency methodology (1501-1513) of translating passive transistors to equivalent RC networks (801). In the overall optimization process, a method is provided (1701-1715) for automatically correcting transistor predicted sensitivities based upon a correction factor (1713). A multi-model timing method (1601-1619) is also illustrated (1601-1619) for synergistically combining fast and accurate circuit timing models to optimize the speed and accuracy of the design process itself while remaining within an accuracy threshold.
Inventors
- 👤 Satyamurthy Pullela
- 👤 Abhijit Dharchoudhury
- 👤 David T. Blaauw
- 👤 Tim J. Edwards
- 👤 Joseph W. Norton
- 👤 Peter R. O'Brien
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 03:42
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/3312; G06F30/327; G06F2119/00; G06F2119/12
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
232 words
A method for correcting sensitivity characteristic values associated with circuit elements, said circuit elements and associated sensitivities comprising a file from which selected ones of said elements are designated to be included in a model circuit for use in specifying circuit elements and connections therebetween for a circuit being designed, said circuit elements defining a plurality of paths within the circuit being designed, said method comprising: determining a voltage relationship at each node within the circuit, where at least two of said circuit elements are coupled together at each node; calculating approximate sensitivities for each of said circuit elements based on the voltage relationship at each corresponding node; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element on a non-critical path of the plurality of paths having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 2
Independent Claim
232 words
A method for correcting sensitivity characteristic values associated with circuit elements, said circuit elements and associated sensitivities comprising a file from which selected ones of said elements are designated to be included in a model circuit for use in specifying circuit elements and connections therebetween for a circuit being designed, said circuit elements defining a plurality of paths within the circuit being designed, said method comprising: determining a voltage relationship at each node within the circuit, where at least two of said circuit elements are coupled together at each node; calculating approximate sensitivities for each of said circuit elements based on the voltage relationship at each corresponding node; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element on a non-critical path of the plurality of paths having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 3
Dependent Claim
29 words
The method as set forth in claim 1 and further including a step of: applying said correction factor to said step of determining corrected sensitivities of said circuit elements.
Claim 4
Dependent Claim
56 words
The method as set forth in claim 1 and further including: applying a first circuit model to determine a circuit signal propagation delay; periodically testing an accuracy characteristic of said circuit signal propagation delay; and applying a more accurate second circuit model whenever said accuracy characteristic is determined to be outside of a predetermined threshold level.
Claim 5
Dependent Claim
275 words
A storage medium which is selectively coupled to a processing circuit, said processing circuit including a medium reading device selectively operable to read said storage medium and provide program signals representative of indicia present on said storage media to the processing circuit, said storage medium being selectively operable in combination with said processing circuit for providing a method for correcting sensitivity characteristic values associated with circuit elements, said circuit elements and associated sensitivities comprising a file from which selected ones of said elements are designated to be included in a model circuit for use in specifying circuit elements and connections therebetween for a circuit being designed, said method comprising: calculating complemenetary effective capacitive relationships for said circuit elements; performing timing analysis for each of said circuit elements using the complementary effective capacitive relationships; calculating approximate sensitivities for said circuit elements based on the timing analysis; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity, wherein the most sensitive element is on a non-critical path in the circuit being designed; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 6
Dependent Claim
275 words
A storage medium which is selectively coupled to a processing circuit, said processing circuit including a medium reading device selectively operable to read said storage medium and provide program signals representative of indicia present on said storage media to the processing circuit, said storage medium being selectively operable in combination with said processing circuit for providing a method for correcting sensitivity characteristic values associated with circuit elements, said circuit elements and associated sensitivities comprising a file from which selected ones of said elements are designated to be included in a model circuit for use in specifying circuit elements and connections therebetween for a circuit being designed, said method comprising: calculating complemenetary effective capacitive relationships for said circuit elements; performing timing analysis for each of said circuit elements using the complementary effective capacitive relationships; calculating approximate sensitivities for said circuit elements based on the timing analysis; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity, wherein the most sensitive element is on a non-critical path in the circuit being designed; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 7
Dependent Claim
32 words
The storage medium as set forth in claim 4 wherein said method further includes a step of: applying said correction factor to said step of determining corrected sensitivities of said circuit elements.
Claim 8
Independent Claim
290 words
A method for optimizing characteristics of a circuit being designed, said method comprising the steps of: determining a required time at which a propagated input signal must arrive at predetermined nodes of a plurality of elements within the circuit, in order to enable the circuit to provide an output signal at a specified output time, said required time being measured from a predetermined input start time; determining corresponding arrival times measured from said predetermined input start time, said corresponding arrival times being representative of times which said propagated input signal actually arrives at said predetermined nodes; calculating a slack time at each of said predetermined nodes, said slack time being representative of a time difference between the arrival time and the required time; selecting an element in accordance with a predetermined weighting function with regard to said slack times, wherein the element is on a non-critical path in the circuit; and changing a characteristic of said selected element; wherein said step of determining corresponding arrival times further includes: calculating approximate sensitivities for said circuit elements; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 9
Independent Claim
290 words
A method for optimizing characteristics of a circuit being designed, said method comprising the steps of: determining a required time at which a propagated input signal must arrive at predetermined nodes of a plurality of elements within the circuit, in order to enable the circuit to provide an output signal at a specified output time, said required time being measured from a predetermined input start time; determining corresponding arrival times measured from said predetermined input start time, said corresponding arrival times being representative of times which said propagated input signal actually arrives at said predetermined nodes; calculating a slack time at each of said predetermined nodes, said slack time being representative of a time difference between the arrival time and the required time; selecting an element in accordance with a predetermined weighting function with regard to said slack times, wherein the element is on a non-critical path in the circuit; and changing a characteristic of said selected element; wherein said step of determining corresponding arrival times further includes: calculating approximate sensitivities for said circuit elements; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 10
Dependent Claim
32 words
The storage medium as set forth in claim 6 wherein said method further includes a step of: applying said correction factor to said step of determining corrected sensitivities of said circuit elements.
Claim 11
Dependent Claim
341 words
A storage medium which is selectively coupled to a processing circuit, said processing circuit including a medium reading device selectively operable to read said storage medium and provide program signals representative of indicia present on said storage media to the processing circuit, said storage medium being selectively operable in combination with said processing circuit for optimizing characteristics of a circuit being designed, by accomplishing the steps of: determining a required time at which a propagated input signal must arrive at predetermined nodes of a plurality of elements within the circuit being designed, in order to enable the circuit being designed to provide an output signal at a specified output time, said required time being measured from a predetermined input start time; determining corresponding arrival times measured from said predetermined input start time, said corresponding arrival times being representative of times which said propagated input signal actually arrives at said predetermined nodes; calculating a slack time at each of said predetermined nodes, said slack time being representative of a time difference between the arrival time and the required time; selecting an element on a non-critical path of the circuit in accordance with a predetermined weighting function with regard to said slack times; and changing a size characteristic said selected element; wherein said step of determining corresponding arrival times further includes: calculating approximate sensitivities for said circuit elements; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 12
Dependent Claim
341 words
A storage medium which is selectively coupled to a processing circuit, said processing circuit including a medium reading device selectively operable to read said storage medium and provide program signals representative of indicia present on said storage media to the processing circuit, said storage medium being selectively operable in combination with said processing circuit for optimizing characteristics of a circuit being designed, by accomplishing the steps of: determining a required time at which a propagated input signal must arrive at predetermined nodes of a plurality of elements within the circuit being designed, in order to enable the circuit being designed to provide an output signal at a specified output time, said required time being measured from a predetermined input start time; determining corresponding arrival times measured from said predetermined input start time, said corresponding arrival times being representative of times which said propagated input signal actually arrives at said predetermined nodes; calculating a slack time at each of said predetermined nodes, said slack time being representative of a time difference between the arrival time and the required time; selecting an element on a non-critical path of the circuit in accordance with a predetermined weighting function with regard to said slack times; and changing a size characteristic said selected element; wherein said step of determining corresponding arrival times further includes: calculating approximate sensitivities for said circuit elements; determining corrected sensitivities by applying a calculated correction factor; selecting a most sensitive element having a highest corrected sensitivity; calculating a predicted circuit delay change based upon using said model circuit including said most sensitive element; increasing said most sensitive element size; determining actual delay time of said model circuit; determining whether said delay time of said model circuit meets a predetermined threshold; and terminating said method if said delay time of said model circuit meets said predetermined threshold, said method being further operable otherwise for: calculating a correction factor based upon said predicted delay change and said actual delay change, said calculated correction factor being available for determining corrected sensitivities for said circuit elements.
Claim 13
Dependent Claim
32 words
The storage medium as set forth in claim 8 wherein said method further includes a step of: applying said correction factor to said step of determining corrected sensitivities of said circuit elements.
References Cited (Backward Citations)
US4827428A
Cited
US5077676A
Cited
US5367469A
Cited
US5392221A
Cited
US5305229A
Cited
US5396435A
Cited
US5469366A
Cited
US5638294A
Cited
US5475607A
Cited
US5666290A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-27 | 2002-01-26 | 2002-07-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-27 | 2006-01-26 | 2006-07-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-27 | 2010-01-26 | 2010-07-28 | $7700.00 | Window Closed / Lapsed |