Patent US4502059A successfully refreshed from Google Patents.
Patent US5781748A successfully refreshed from Google Patents.
US5781748A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Computer system utilizing two ISA busses coupled to a mezzanine bus
Assignee: Hewlett Packard Development Co LP
•
Filing: 1996-07-19
•
Granted: 1998-07-14
•
Expires: 2016-07-19
Abstract
Abstract A computer system having an expansion base for docking a portable portion of the computer system includes a bridge circuit for adaptively decoding addresses on a bus based on the docking status. Both the expansion base and the portable portion include the bridge circuit for passing cycles from a peripheral component interconnect (PCI) bus to an industry standard architecture (ISA) bus. The bridge includes internal devices and configuration registers for controlling the decoding. Bus cycles intended for internal devices and external devices connected to each respective ISA bus of the bridge circuits are positively decoded. Cycles not positively decoded and claimed are subtractively decoded by one of the bridge circuits depending on the docking status.
Inventors
- 👤 Gregory N. Santos
- 👤 David J. Maguire
- 👤 Dwight D. Riley
- 👤 James R. Edwards
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 11:45
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
233 words
A computer system, comprising: a processor for providing bus cycles to an industry standard architecture (ISA) bus; a mezzanine bus coupled to said processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and said first ISA bus, said first bridge decoding bus cycles intended for said input/output devices of said first ISA bus and passing said bus cycles to said input/output devices of said first ISA bus, said first bridge decoding bus cycles from said first ISA bus intended for the first portion of the mezzanine bus and passing said bus cycles to the first portion of the mezzanine bus; and a second bridge coupled between the second portion of the mezzanine bus and said second ISA bus, said second bridge decoding bus cycles intended for said input/output devices of said second ISA bus and passing said bus cycles to said input/output devices of said second ISA bus, said second bridge decoding bus cycles from said second ISA bus intended for the second portion of the mezzanine bus and passing said bus cycles to the second portion of the mezzanine bus.
Claim 2
Dependent Claim
233 words
A computer system, comprising: a processor for providing bus cycles to an industry standard architecture (ISA) bus; a mezzanine bus coupled to said processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and said first ISA bus, said first bridge decoding bus cycles intended for said input/output devices of said first ISA bus and passing said bus cycles to said input/output devices of said first ISA bus, said first bridge decoding bus cycles from said first ISA bus intended for the first portion of the mezzanine bus and passing said bus cycles to the first portion of the mezzanine bus; and a second bridge coupled between the second portion of the mezzanine bus and said second ISA bus, said second bridge decoding bus cycles intended for said input/output devices of said second ISA bus and passing said bus cycles to said input/output devices of said second ISA bus, said second bridge decoding bus cycles from said second ISA bus intended for the second portion of the mezzanine bus and passing said bus cycles to the second portion of the mezzanine bus.
Claim 3
Dependent Claim
42 words
The computer system of claim 1, wherein both said first and second bridges positively decode and claim bus cycles from said mezzanine bus, and wherein one of said first and second bridges subtractively decodes and claims bus cycles from said mezzanine bus.
Claim 4
Dependent Claim
38 words
The computer system of claim 1, wherein ISA bus devices are attachable to each said first and second ISA buses, and wherein said first and second bridges are selectably configurable to enable decoding to said ISA bus devices.
Claim 5
Dependent Claim
66 words
The computer system of claim 1, said computer system further comprising: means for detecting when said first and second portions are connected; wherein if said first and second portions are unconnected, said first bridge subtractively decodes and claims bus cycles not positively decoded, and wherein if said first and second portions are connected, one of said first and second bridges are selectably configurable for subtractive decoding.
Claim 6
Dependent Claim
17 words
The computer system of claim 1, further including: a mass storage system; and a video display system.
Claim 7
Dependent Claim
17 words
The computer system of claim 1, wherein said mezzanine bus is a peripheral component interconnect (PCI) bus.
Claim 8
Dependent Claim
246 words
A computer system, comprising: an input device for receiving input from a user; a processor for providing bus cycles to an industry standard architecture (ISA) bus and said input device; a mezzanine bus coupled to said processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and said first ISA bus, said first bridge decoding bus cycles intended for said input/output devices of said first ISA bus and passing said bus cycles to said input/output devices of said first ISA bus, said first bridge decoding bus cycles from said first ISA bus intended for the first portion of the mezzanine bus and passing said bus cycles to the first portion of the mezzanine bus; and a second bridge coupled between the second portion of the mezzanine bus and said second ISA bus, said second bridge decoding bus cycles intended for said input/output devices of said second ISA bus and passing said bus cycles to said input/output devices of said second ISA bus, said second bridge decoding bus cycles from said second ISA bus intended for the second portion of the mezzanine bus and passing said bus cycles to the second portion of the mezzanine bus.
Claim 9
Dependent Claim
246 words
A computer system, comprising: an input device for receiving input from a user; a processor for providing bus cycles to an industry standard architecture (ISA) bus and said input device; a mezzanine bus coupled to said processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and said first ISA bus, said first bridge decoding bus cycles intended for said input/output devices of said first ISA bus and passing said bus cycles to said input/output devices of said first ISA bus, said first bridge decoding bus cycles from said first ISA bus intended for the first portion of the mezzanine bus and passing said bus cycles to the first portion of the mezzanine bus; and a second bridge coupled between the second portion of the mezzanine bus and said second ISA bus, said second bridge decoding bus cycles intended for said input/output devices of said second ISA bus and passing said bus cycles to said input/output devices of said second ISA bus, said second bridge decoding bus cycles from said second ISA bus intended for the second portion of the mezzanine bus and passing said bus cycles to the second portion of the mezzanine bus.
Claim 10
Dependent Claim
42 words
The computer system of claim 7, wherein both said first and second bridges positively decode and claim bus cycles from said mezzanine bus, and wherein one of said first and second bridges subtractively decodes and claims bus cycles from said mezzanine bus.
Claim 11
Dependent Claim
38 words
The computer system of claim 7, wherein ISA bus devices are attachable to each said first and second ISA buses, and wherein said first and second bridges are selectably configurable to enable decoding to said ISA bus devices.
Claim 12
Dependent Claim
66 words
The computer system of claim 7, said computer system further comprising: means for detecting when said first and second portions are connected; wherein if said first and second portions are unconnected, said first bridge subtractively decodes and claims bus cycles not positively decoded, and wherein if said first and second portions are connected, one of said first and second bridges are selectably configurable for subtractive decoding.
Claim 13
Dependent Claim
13 words
The computer system of claim 7, wherein said input device is a keyboard.
Claim 14
Dependent Claim
17 words
The computer system of claim 7, further including: a mass storage system; and a video display system.
Claim 15
Dependent Claim
17 words
The computer system of claim 7, wherein said mezzanine bus is a peripheral component interconnect (PCI) bus.
Claim 16
Dependent Claim
240 words
A computer system, comprising: a processor for providing bus cycles to an industry standard architecture (ISA) bus; a mezzanine bus coupled to the processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and the first ISA bus, the first bridge decoding bus cycles intended for the input/output devices of the first ISA bus and passing the bus cycles to the input/output devices of the first ISA bus, the first bridge decoding bus cycles from the first ISA bus intended for the first portion of the mezzanine bus and passing the bus cycles to the first portion of the mezzanine bus; a second bridge coupled between the second portion of the mezzanine bus and the second ISA bus, the second bridge decoding bus cycles intended for the input/output devices of the second ISA bus and passing the bus cycles to the input/output devices of the second ISA bus, the second bridge decoding bus cycles from the second ISA bus intended for the second portion of the mezzanine bus and passing the bus cycles to second portion of the mezzanine bus; a mass storage system; and a video display system.
Claim 17
Dependent Claim
240 words
A computer system, comprising: a processor for providing bus cycles to an industry standard architecture (ISA) bus; a mezzanine bus coupled to the processor, where the mezzanine bus is comprised of a first and second portion connectable by a connector; a first ISA bus having input/output devices attached thereto for providing and receiving bus cycles; a second ISA bus having input/output devices attached and attachable thereto for providing and receiving bus cycles; a first bridge coupled between the first portion of the mezzanine bus and the first ISA bus, the first bridge decoding bus cycles intended for the input/output devices of the first ISA bus and passing the bus cycles to the input/output devices of the first ISA bus, the first bridge decoding bus cycles from the first ISA bus intended for the first portion of the mezzanine bus and passing the bus cycles to the first portion of the mezzanine bus; a second bridge coupled between the second portion of the mezzanine bus and the second ISA bus, the second bridge decoding bus cycles intended for the input/output devices of the second ISA bus and passing the bus cycles to the input/output devices of the second ISA bus, the second bridge decoding bus cycles from the second ISA bus intended for the second portion of the mezzanine bus and passing the bus cycles to second portion of the mezzanine bus; a mass storage system; and a video display system.
Claim 18
Dependent Claim
42 words
The computer system of claim 14, wherein both the first and second bridges positively decode and claim bus cycles from the mezzanine bus, and wherein one of the first and second bridges subtractively decodes and claims bus cycles from the mezzanine bus.
Claim 19
Dependent Claim
38 words
The computer system of claim 14, wherein ISA bus devices are attachable to each the first and second ISA buses, and wherein the first and second bridges are selectably configurable to enable decoding to the ISA bus devices.
Claim 20
Dependent Claim
63 words
The computer system of claim 14, further comprising: means for detecting when the first and second portions are connected; wherein if the first and second portions are unconnected, the first bridge subtractively decodes and claims bus cycles not positively decoded, and wherein if the first and second portions are connected, one of the first and second bridges are selectably configurable for subtractive decoding.
Claim 21
Dependent Claim
17 words
The computer system of claim 14, wherein the mezzanine bus is a peripheral component interconnect (PCI) bus.
Claim 22
Independent Claim
116 words
A method for utilizing two ISA busses in a computer system, the method comprising the steps of: coupling a first ISA bus to a first portion of a mezzanine bus with a first bridge; coupling a second ISA bus to a second portion of the mezzanine bus with a second bridge; detecting when the first portion and the second portion of the mezzanine bus are connected; enabling the first bridge to subtractively decode for the first ISA bus if the first and second portions of the mezzanine bus are not connected; and enabling either the first bridge or the second bridge to subtractively decode if the first and second portions of the mezzanine bus are connected.
Claim 23
Independent Claim
116 words
A method for utilizing two ISA busses in a computer system, the method comprising the steps of: coupling a first ISA bus to a first portion of a mezzanine bus with a first bridge; coupling a second ISA bus to a second portion of the mezzanine bus with a second bridge; detecting when the first portion and the second portion of the mezzanine bus are connected; enabling the first bridge to subtractively decode for the first ISA bus if the first and second portions of the mezzanine bus are not connected; and enabling either the first bridge or the second bridge to subtractively decode if the first and second portions of the mezzanine bus are connected.
References Cited (Backward Citations)
US5588125A
Cited
US5568621A
Cited
US5680556A
Cited
US5572688A
Cited
US5557758A
Cited
US5642489A
Cited
US5594882A
Cited
US5559968A
Cited
US5596729A
Cited
US5621900A
Cited
US5673400A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-13 | 2002-01-12 | 2002-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-13 | 2006-01-12 | 2006-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-13 | 2010-01-12 | 2010-07-14 | $7700.00 | Window Closed / Lapsed |