Patent US5780907A successfully refreshed from Google Patents.
US5780907A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having triple wells
Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1997-03-17
•
Granted: 1998-07-14
•
Expires: 2017-03-17
Abstract
Abstract A semiconductor device including a semiconductor substrate 10 of a first conduction-type, first wells 20a, 20b of a second conduction-type formed in a first region on the primary surface of the semiconductor substrate 10, a second well 22a formed in a second region on the primary surface of the semiconductor substrate 10 other than the first region, a third well 22b of the first conduction-type formed in the first well, and high-concentration impurity-doped layers 26 of the first conduction-type formed in deep portions of the semiconductor substrate spaced from the primary surface of the semiconductor device in device regions. In a semiconductor device having triple wells, the high-concentration impurity-doped layers are formed in deep portions inside of the device regions. Accordingly, in the case where the wells have a low concentration so that the transistors have a low threshold voltage, the deep portions of the wells can independently have a high concentration. As a result, punch-through between the source/drain diffused layer of the transistor formed in an inner well of a double well, and the well outside of the double well can be prevented. This structure is also effective to prevent latch-up.
Inventors
- 👤 Taiji Ema
- 👤 Kazuo Itabashi
- 👤 Shinichiroh Ikemasu
- 👤 Junichi Mitani
- 👤 Itsuo Yanagita
- 👤 Seiichi Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 20:21
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10P; H10P30/00; H10P30/20
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
230 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conductive-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, wherein the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, are substantially the same.
Claim 2
Dependent Claim
230 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conductive-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, wherein the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, are substantially the same.
Claim 3
Dependent Claim
29 words
A semiconductor device according to claim 1, wherein the high-concentration impurity-doped layer of the first conduction type is formed immediately below a device isolation film defining the device region.
Claim 4
Dependent Claim
205 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, an impurity concentration of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate being higher than that at the primary surface thereof, wherein the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, are substantially the same.
Claim 5
Dependent Claim
205 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, an impurity concentration of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate being higher than that at the primary surface thereof, wherein the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, are substantially the same.
Claim 6
Dependent Claim
42 words
A semiconductor device according to claim 3, wherein an impurity concentration of the first well and the second well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate is higher than that at the primary surface thereof.
Claim 7
Dependent Claim
195 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the third well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conduction-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the third well to the bottom of the first well, and the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, being substantially the same.
Claim 8
Dependent Claim
195 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the third well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conduction-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the third well to the bottom of the first well, and the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, being substantially the same.
Claim 9
Dependent Claim
250 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conduction-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, being substantially the same, and the high-concentration impurity-doped layer preventing punch-through from a source/drain diffused layer of the third MOS transistor to the first well.
Claim 10
Dependent Claim
250 words
A semiconductor device comprising: a first conduction-type semiconductor substrate; a first well of a second conduction-type formed in a first region in a primary surface of the semiconductor substrate; a second well of a second conduction-type formed in a second region in the primary surface of the semiconductor substrate; a third well of the first conduction-type formed in a third region in the primary surface of the semiconductor substrate; a fourth well of the first conduction-type formed in the first well; a high-concentration impurity-doped layer of the first conduction-type formed in a region of the fourth well deep in the semiconductor substrate spaced from the primary surface of the semiconductor substrate in a device region, an impurity concentration of the high-concentration impurity-doped layer of the first conduction-type being higher than that near the primary surface thereof; a first MOS transistor of the first conduction-type formed in the second well; a second MOS transistor of the second conduction-type formed in the third well; and a third MOS transistor of the second conduction-type formed in the fourth well, the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the fourth well to the bottom of the first well, and the second conduction-type impurity distribution, from the primary surface of the semiconductor substrate in the second well to the bottom of the second well, being substantially the same, and the high-concentration impurity-doped layer preventing punch-through from a source/drain diffused layer of the third MOS transistor to the first well.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-13 | 2002-01-12 | 2002-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-13 | 2006-01-12 | 2006-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-13 | 2010-01-12 | 2010-07-14 | $7700.00 | Window Closed / Lapsed |