Patent US5765034A successfully refreshed from Google Patents.
US5765034A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fencing system for standard interfaces for storage devices
Assignee: International Business Machines Corp
•
Filing: 1995-10-20
•
Granted: 1998-06-09
•
Expires: 2015-10-20
Abstract
Abstract A fencing system for a small systems computer interface (SCSI) bus based multiprocessor system having a first processor, a second processor, a peripheral device and a SCSI bus for connecting the first and the second processors to the peripheral device. The inventive fencing system is connected to the SCSI bus and includes a system controller for generating a fencing signal and a device address. A fence control circuit is included for receiving the fencing signal and the device address and for disabling communication between the first processor and the peripheral device in response thereto. In a particular embodiment, a differential driver and receiver are provided on each line of the SCSI bus. The fencing system disables each driver and receiver for the processor to be fenced effectively isolating it from the peripheral device or its controller. Hence, the invention provides a system and technique for fencing nonproprietary i.e., SCSI based clusters of processors.
Inventors
- 👤 Renato John Recio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:39
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F11/00; G06F11/004
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
126 words
A fencing system for a small systems computer interface (SCSI) bus based multiprocessor system, the multiprocessor system having a first processor, a second processor, a peripheral device, and SCSI bus means for connecting both the first and the second processors to the peripheral device, the fencing system connected to the SCSI bus means and comprising: means for generating a fencing signal and an address of the first processor; means for receiving the fencing signal and the address for providing a disable signal in response thereto; and means responsive to the disable signal for isolating the first processor in response thereto; wherein the fencing system does not require a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means.
Claim 2
Dependent Claim
126 words
A fencing system for a small systems computer interface (SCSI) bus based multiprocessor system, the multiprocessor system having a first processor, a second processor, a peripheral device, and SCSI bus means for connecting both the first and the second processors to the peripheral device, the fencing system connected to the SCSI bus means and comprising: means for generating a fencing signal and an address of the first processor; means for receiving the fencing signal and the address for providing a disable signal in response thereto; and means responsive to the disable signal for isolating the first processor in response thereto; wherein the fencing system does not require a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means.
Claim 3
Dependent Claim
29 words
The system of claim 1 wherein the SCSI bus means include a plurality of lines; and a driver and receiver on at least one of the plurality of lines.
Claim 4
Dependent Claim
18 words
The system of claim 2 wherein the driver and receiver are a differential driver and a differential receiver.
Claim 5
Dependent Claim
19 words
The system of claim 3 wherein the differential driver and receiver are a single ended driver and receiver, respectively.
Claim 6
Dependent Claim
22 words
The system of claim 2 wherein the means for isolating the first processor include means for disabling the driver and the receiver.
Claim 7
Dependent Claim
26 words
The system of claim 1 wherein the SCSI bus means include a plurality of lines; and a driver and a receiver on each of the lines.
Claim 8
Dependent Claim
26 words
The system of claim 6 wherein the means for isolating the first processor include means for disabling each driver and receiver connected to the first processor.
Claim 9
Dependent Claim
164 words
A fenced small systems computer interface (SCSI) bus based multiprocessor system comprising: a first processor; a second processor; a peripheral devices; SCSI bus means for connecting both the first and the second processors to the peripheral device, the SCSI bus means including a plurality of lines and a driver and a receiver on each of the lines; and a fencing system connected to the SCSI bus means, the fencing system further comprising: means for generating a fencing signal and an address of the first processor; means for receiving the fencing signal and the address for providing a disable signal in response thereto; and means responsive to the disable system signal for isolating the first processor in response thereto, the means for isolating the first processor including means for disabling each driver and receiver connected to the first processor; wherein the fencing system does not require a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means.
Claim 10
Dependent Claim
164 words
A fenced small systems computer interface (SCSI) bus based multiprocessor system comprising: a first processor; a second processor; a peripheral devices; SCSI bus means for connecting both the first and the second processors to the peripheral device, the SCSI bus means including a plurality of lines and a driver and a receiver on each of the lines; and a fencing system connected to the SCSI bus means, the fencing system further comprising: means for generating a fencing signal and an address of the first processor; means for receiving the fencing signal and the address for providing a disable signal in response thereto; and means responsive to the disable system signal for isolating the first processor in response thereto, the means for isolating the first processor including means for disabling each driver and receiver connected to the first processor; wherein the fencing system does not require a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means.
Claim 11
Independent Claim
144 words
A method for providing a fencing system in a small systems computer interface (SCSI) bus based multiprocessor system having a first processor, a second processor, a peripheral device, and SCSI bus means for connecting both the first and the second processors to the peripheral device, the method comprising the steps of: providing a fencing system coupled to the SCSI bus means, the step of providing a fencing system coupled to the SCSI bus means further comprising the steps of: generating a fencing signal and an address of the first processor; receiving the fencing signal and the address; providing a disable signal in response to the fencing signal and the address; and isolating the first processor in response to the disable signal; wherein a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means is not required.
Claim 12
Independent Claim
144 words
A method for providing a fencing system in a small systems computer interface (SCSI) bus based multiprocessor system having a first processor, a second processor, a peripheral device, and SCSI bus means for connecting both the first and the second processors to the peripheral device, the method comprising the steps of: providing a fencing system coupled to the SCSI bus means, the step of providing a fencing system coupled to the SCSI bus means further comprising the steps of: generating a fencing signal and an address of the first processor; receiving the fencing signal and the address; providing a disable signal in response to the fencing signal and the address; and isolating the first processor in response to the disable signal; wherein a bus connecting the first and the second processor to the peripheral device separate from the SCSI bus means is not required.
References Cited (Backward Citations)
US5005172A
Cited
US5363484A
Cited
US5367647A
Cited
US5423008A
Cited
US5537550A
Cited
US5386393A
Cited
US5491788A
Cited
US5583987A
Cited
US5586271A
Cited
US5613074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-08 | 2001-12-08 | 2002-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-08 | 2005-12-08 | 2006-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-08 | 2009-12-08 | 2010-06-09 | $7700.00 | Window Closed / Lapsed |