US5363484A — Multiple computer system with combiner/memory int…

Claim 1

Independent Claim 255 words

A supercomputer system comprising: a plurality of computers each having a computer direct memory access link adapter means for sending and receiving data in packets in accordance with a communications protocol for the supercomputer system with each packet starting with a header page containing identifying command and destination information for the packet; a combiner/memory system including internal shared memory means and a plurality of ports each port with a separate port direct line adapter means that is responsive to said header pages to send and receive the data in packets at said ports; a separate direct memory access link connecting each one of said computer direct access link adapter means to a different one of said port direct line adapter means to couple each of said computers to one of said ports so that data sent in packets between the combiner/memory system and each computer is through a separate link; and switch means in the combiner/memory system connected between the plurality of port direct line adapter means and the internal shared memory means, said switch means including means responsive to any one of the port direct line adapter means for selectively linking said any one of the port direct line adapter means to another or to the internal shared memory means to form a path to send packets from one computer to another computer in said plurality of computers or from said one computer to said internal shared memory means in response to the command and destination information in the header pages of such packets.

Claim 2

Dependent Claim 255 words

A supercomputer system comprising: a plurality of computers each having a computer direct memory access link adapter means for sending and receiving data in packets in accordance with a communications protocol for the supercomputer system with each packet starting with a header page containing identifying command and destination information for the packet; a combiner/memory system including internal shared memory means and a plurality of ports each port with a separate port direct line adapter means that is responsive to said header pages to send and receive the data in packets at said ports; a separate direct memory access link connecting each one of said computer direct access link adapter means to a different one of said port direct line adapter means to couple each of said computers to one of said ports so that data sent in packets between the combiner/memory system and each computer is through a separate link; and switch means in the combiner/memory system connected between the plurality of port direct line adapter means and the internal shared memory means, said switch means including means responsive to any one of the port direct line adapter means for selectively linking said any one of the port direct line adapter means to another or to the internal shared memory means to form a path to send packets from one computer to another computer in said plurality of computers or from said one computer to said internal shared memory means in response to the command and destination information in the header pages of such packets.

Claim 3

Dependent Claim 21 words

The supercomputer system of claim 1 wherein said direct memory access link is a High Performance Parallel Interface or HIPPI link.

Claim 4

Dependent Claim 65 words

The supercomputer system of claim 1 wherein said internal shared memory means includes a plurality of memory modules and said switch means includes means for distributing data stored over said plurality of memory modules beginning at a start address indicated on the header page to permit interleaved access to said distributed data stored over said plurality of memory modules of said internal shared memory means.

Claim 5

Dependent Claim 65 words

The supercomputer system of claim 3 wherein said switch means includes a round robin arbitration means to access the port direct line adapter means in sequence and said switch means further includes means for storing a status of connections between the switch means and the memory modules and port direct line adapter means for coupling only when said memory modules and computers are not busy.

Claim 6

Dependent Claim 67 words

The supercomputer system claim 3 where each said port direct link adapter means includes a command interpreter including a control store responsive to a command address from said header page, a condition address from condition points of said system and a state address from the condition control points selected by said control store and wherein said control points are decoded from data out of said control store.

Claim 7

Dependent Claim 46 words

The supercomputer system of claim 1 wherein each said direct line adapter means includes an input buffer which can store the header and data pages pertaining to different packets and can allow new data to be written into said buffer while old data is read out.

Claim 8

Dependent Claim 43 words

The supercomputer system of claim 6 wherein said switch means includes a linked list which has a list of pointers that contains an entry for each page stored in said input buffer indicating an address of a next page in a header/page sequence.

Claim 9

Dependent Claim 36 words

The supercomputer system of claim 1 including locking means in said combiner memory responsive to a lock command from one of said computers for locking allocation to a block of data in said internal shared memory.

Claim 10

Dependent Claim 51 words

The supercomputer system of claim 8 wherein said locking means includes a locking table storing a lock identification at a location in the lock table and wherein if the location is available it said location is locked with an identification and if not the requesting computer is notified the lock failed.

Claim 11

Dependent Claim 239 words

A combiner/memory system for use in a supercomputer system with a plurality of computers to enable the computers to communicate with each other through the combiner/memory system using a communications protocol each computer having a computer direct memory access link adapter means for sending and receiving signals in packets in accordance with the communications protocol where each packet starts with a header page identifying command and destination information, said combiner/memory system comprising: internal shared memory means having a plurality of ports each with a port direct line adapter means responsive to the header page in each packet to send and receive data in packets at said ports in accordance with the communications protocol; a separate direct memory access link coupled between the direct memory access link adapter means for each one of said computers and a different one of said port direct line adapter means in the combiner/memory system; and switch means connected between said internal shared memory means and the direct line adapter means in each of the plurality of ports so as to be responsive to each direct line adapter means for selectively linking that direct line adapter means to another direct line adapter means or to the internal shared memory means to form paths for sending said packets from one to another computer in said supercomputer system or to said internal shared memory as directed by said command and destination information contained in the particular packet.

Claim 12

Dependent Claim 239 words

A combiner/memory system for use in a supercomputer system with a plurality of computers to enable the computers to communicate with each other through the combiner/memory system using a communications protocol each computer having a computer direct memory access link adapter means for sending and receiving signals in packets in accordance with the communications protocol where each packet starts with a header page identifying command and destination information, said combiner/memory system comprising: internal shared memory means having a plurality of ports each with a port direct line adapter means responsive to the header page in each packet to send and receive data in packets at said ports in accordance with the communications protocol; a separate direct memory access link coupled between the direct memory access link adapter means for each one of said computers and a different one of said port direct line adapter means in the combiner/memory system; and switch means connected between said internal shared memory means and the direct line adapter means in each of the plurality of ports so as to be responsive to each direct line adapter means for selectively linking that direct line adapter means to another direct line adapter means or to the internal shared memory means to form paths for sending said packets from one to another computer in said supercomputer system or to said internal shared memory as directed by said command and destination information contained in the particular packet.

Claim 13

Dependent Claim 21 words

The combiner/memory system of claim 10 wherein said direct memory access link is a HIPPI High Performance Parallel Interface or link.

Claim 14

Dependent Claim 63 words

The combiner/memory system of claim 10 wherein said internal memory means includes a plurality of memory modules and said switch means includes means for distributing data stored over said plurality of memory modules beginning at a start address indicated on the header page to permit interleaved access to said distributed data stored over said plurality of memory modules of said shared memory means.

Claim 15

Dependent Claim 32 words

The combiner/memory system of claim 10 including locking means responsive to a lock command from one of said computers for locking allocation to a block of data in said internal shared memory.

Claim 16

Dependent Claim 50 words

The combiner/memory system of claim 13 wherein said locking means includes a locking table storing a lock identification at a location in the lock table and wherein if the location is available said location is locked with an indentificaion and if not the requesting computer is notified the lock failed.

Claim 17

Dependent Claim 45 words

The combiner/memory system of claim 10 wherein said direct line adapter means includes an input buffer which can store the header and data pages pertaining to different packets and can allow new data to be written into said buffer while old data is read out.

Claim 18

Dependent Claim 49 words

The combiner/memory system of claim 15 wherein each said direct line adapter means includes a linked list which has a list of pointers that contains an entry for each page stored in said input buffer indicating an address of the next page in the header/page sequence for a packet.

Claim 19

Dependent Claim 64 words

The combiner/memory system of claim 10 wherein said switch means includes a round robin arbitration means to access the port direct line adapter means in sequence and said switch further include means for storing a status of connections between said switch means and the memory modules, and port direct line adapter means for coupling only when said memory modules and computers are not busy.

Claim 20

Dependent Claim 64 words

The combiner/memory system of claim 17 wherein each said direct line adapter means includes a command interpreter including a control store responsive to a command address from a header page for a packet, a condition address from said condition points and a state address from the condition control points and wherein said control points are decoded from said data out of said control store.

Claim 21

Dependent Claim 35 words

The combiner/memory system of claim 18 wherein the data being decoded out of the control store for system control points is used in it's entirety as part of the next address to the control store.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1997-11-07	1998-05-09	1998-11-08	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2001-11-07	2002-05-09	2002-11-08	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2005-11-07	2006-05-09	2006-11-08	$7700.00	Window Closed / Lapsed

Multiple computer system with combiner/memory interconnection system employing separate direct access link for transferring information packets

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag