US5760478A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock skew minimization system and method for integrated circuits
Assignee: GlobalFoundries Inc
•
Filing: 1996-08-20
•
Granted: 1998-06-02
•
Expires: 2016-08-20
Abstract
Abstract A precise and highly controllable clock-distribution network is provided on one active substrate to distribute clock signals with minimal skew to another active substrate by connecting the substrates together face-to-face using flip-chip technology. Since the clock-distribution substrate is sparse, "quiet busses" are provided on the sparse substrate to facilitate the high-speed transfer of data over relatively long distances. Low-power devices (e.g., DRAM) can be provided on one substrate for use by higher-power logic (e.g., a processor) on another substrate with minimal interconnection distance.
Inventors
- 👤 Ferenc Miklos Bozso
- 👤 Philip George Emma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 17:51
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10W; H10W72/00; H10W90/00; H10W90/20; H10W90/28; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/681; H10W70/682; H10W72/01; H10W72/071; H10W72/072; H10W72/07251; H10W72/07252; H10W72/20; H10W72/221; H10W72/227; H10W72/50; H10W72/531; H10W72/536; H10W72/851; H10W72/853; H10W72/859; H10W90/24; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
93 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, wherein one of said primary and secondary chips contains logic circuitry, and wherein the other chip contains a clock distribution network for delivering clock signals to the logic circuitry on the one chip via a plurality of connection points between the faces of the primary and secondary chips.
Claim 2
Independent Claim
93 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, wherein one of said primary and secondary chips contains logic circuitry, and wherein the other chip contains a clock distribution network for delivering clock signals to the logic circuitry on the one chip via a plurality of connection points between the faces of the primary and secondary chips.
Claim 3
Dependent Claim
17 words
The system in accordance with claim 1, wherein the primary and secondary chips are coupled via solderballs.
Claim 4
Dependent Claim
25 words
The system in accordance with claim 1, wherein the face of the primary chip has a smaller area than the face of the secondary chip.
Claim 5
Dependent Claim
20 words
The system in accordance with claim 1, wherein the primary and secondary chips are connected face-to-face in an offset manner.
Claim 6
Dependent Claim
110 words
The system in accordance with claim 1 in which said secondary chip contains said clock distribution network, and wherein said clock distribution network is a fanout tree with leaf nodes placed on a regular grid, each said leaf node containing an I/O driver circuit, each said I/O driver circuit driving an I/O pad centered at points on the grid corresponding to said leaf nodes, each said I/O pad being connected to a corresponding I/O pad on the primary chip, each said I/O pad on said primary chip serving as a clock input, each said clock input being used to gate storage elements that are proximate and coupled to that input.
Claim 7
Dependent Claim
85 words
The system in accordance with claim 1, wherein at least one of said primary and secondary chips contain inactive regions and regions of unused wiring tracks on one or more metal wiring levels in which a plurality of wires in said wiring tracks are connected to a common ground so that some wires in said wiring tracks are shielded by said grounded wires and wherein said one of said chips acts as a waveguide for signal transmission between points on the other of said chips.
Claim 8
Dependent Claim
14 words
The system in accordance with claim 1 in which said secondary chip contains DRAM.
Claim 9
Dependent Claim
44 words
The system of claim 1, further comprising a second primary chip, wherein each said primary chip is connected to the secondary chip face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system of chips.
Claim 10
Dependent Claim
32 words
The system in accordance with claim 5 in which at least one of said I/O driver circuits further contains a controlling means for delaying the clock input by fixed amounts of time.
Claim 11
Dependent Claim
37 words
The system in accordance with claim 9 in which said controlling means stores state information that specifies one of several fixed amounts of time, said state information being retained by storage means settable by a scan operation.
Claim 12
Dependent Claim
92 words
The system in accordance with claim 10 further comprising transmitting means including an active high-impedance precharging circuit and a circuit that gates an input signal onto the sending end of a wire, said precharging circuit holding the voltage of the wire at a level that is intermediate to logic levels 0 and 1, said gating circuit being periodically opened and closed by a clock pulse to sample said input signal to enable said transmitting means to transmit signal pulses in a quiet environment in accordance with the state of said input signal.
Claim 13
Dependent Claim
18 words
The system in accordance with claim 6 in which said shielded wires are used for transmitting data signals.
Claim 14
Dependent Claim
14 words
The system of claim 6, wherein said secondary chip contains said shielded wiring tracks.
Claim 15
Dependent Claim
17 words
The system in accordance with claim 13 wherein said shielded wiring tracks are used for transmitting signals.
Claim 16
Dependent Claim
92 words
The system in accordance with claim 14 further comprising transmitting means including an active high-impedance precharging circuit and a circuit that gates an input signal onto the sending end of a wire, said precharging circuit holding the voltage of the wire at a level that is intermediate to logic levels 0 and 1, said gating circuit being periodically opened and closed by a clock pulse to sample said input signal to enable said transmitting means to transmit small-signal pulses in a quiet environment in accordance with the state of said input signal.
Claim 17
Dependent Claim
24 words
The system in accordance with claim 15 in which said transmitting means is used to transmit signals between elements on the said primary chip.
Claim 18
Independent Claim
81 words
A system of hierarchically connected chips having more than three levels in the hierarchy, wherein in each level in the hierarchy, the chip at each said level has a trench for receiving subsystems of lower-level hierarchies, and wherein the chip at the highest level of each said lower-level hierarchy is connected to the chip of said level face-to-face so that some I/O pads of the chip of the said level are accessible to connection means above the level of the hierarchy.
Claim 19
Independent Claim
81 words
A system of hierarchically connected chips having more than three levels in the hierarchy, wherein in each level in the hierarchy, the chip at each said level has a trench for receiving subsystems of lower-level hierarchies, and wherein the chip at the highest level of each said lower-level hierarchy is connected to the chip of said level face-to-face so that some I/O pads of the chip of the said level are accessible to connection means above the level of the hierarchy.
Claim 20
Dependent Claim
64 words
An active integrated circuit chip comprising inactive regions and regions of unused wiring tracks on one or more metal wiring levels in which a plurality of wires in the wiring tracks are connected to a common ground so that some wires in the wiring tracks are shielded by the grounded wiring tracks, the shielded wires acting as waveguides for signal transmission on said chip.
Claim 21
Dependent Claim
64 words
An active integrated circuit chip comprising inactive regions and regions of unused wiring tracks on one or more metal wiring levels in which a plurality of wires in the wiring tracks are connected to a common ground so that some wires in the wiring tracks are shielded by the grounded wiring tracks, the shielded wires acting as waveguides for signal transmission on said chip.
Claim 22
Independent Claim
122 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, wherein at least one of said primary and secondary chips contains inactive regions and regions of unused wiring tracks on one or more metal wiring levels, wherein a plurality of wires in said wiring tracks are connected to a common ground so that some wires in said wiring tracks are shielded by said grounded wires, and wherein said one of said chips acts as a waveguide for signal transmission between points on the other of said chips.
Claim 23
Independent Claim
122 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, wherein at least one of said primary and secondary chips contains inactive regions and regions of unused wiring tracks on one or more metal wiring levels, wherein a plurality of wires in said wiring tracks are connected to a common ground so that some wires in said wiring tracks are shielded by said grounded wires, and wherein said one of said chips acts as a waveguide for signal transmission between points on the other of said chips.
Claim 24
Independent Claim
89 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, the system further comprising a tertiary chip having a trench for receiving the primary chip, and wherein the secondary chip is connected to the tertiary chip face-to-face so that I/O pads on said tertiary chip remain accessible to connection means outside of the system.
Claim 25
Independent Claim
89 words
A system comprising a primary chip and a secondary chip each having active components, said primary chip and secondary chip being connected to each other face-to-face so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system, the system further comprising a tertiary chip having a trench for receiving the primary chip, and wherein the secondary chip is connected to the tertiary chip face-to-face so that I/O pads on said tertiary chip remain accessible to connection means outside of the system.
Claim 26
Independent Claim
95 words
A system comprising a first primary chip, a second primary chip and a secondary chip each having active components, each said primary chip being connected face to face with the secondary chip so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system; the system further comprising a tertiary chip having a trench for receiving each said primary chip, wherein the secondary chip is connected to the tertiary chip face-to-face so that I/O pads on said tertiary chip remain accessible to connection means outside of the system.
Claim 27
Independent Claim
95 words
A system comprising a first primary chip, a second primary chip and a secondary chip each having active components, each said primary chip being connected face to face with the secondary chip so that I/O pads on at least the secondary chip remain accessible to connection means outside of the system; the system further comprising a tertiary chip having a trench for receiving each said primary chip, wherein the secondary chip is connected to the tertiary chip face-to-face so that I/O pads on said tertiary chip remain accessible to connection means outside of the system.
References Cited (Backward Citations)
JPS60175444A
Cited
JPH02126685A
Cited
JPH04116859A
Cited
US5294837A
Cited
US5434453A
Cited
JPH04346463A
Cited
US5331235A
Cited
US5164817A
Cited
JPH05129516A
Cited
US5399898A
Cited
US5382832A
Cited
US5432729A
Cited
US5323060A
Cited
US5362986A
Cited
US5565816A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-01 | 2001-12-01 | 2002-06-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-01 | 2005-12-01 | 2006-06-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-01 | 2009-12-01 | 2010-06-02 | $7700.00 | Window Closed / Lapsed |