§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5331235A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-chip semiconductor package

Assignee: SK Hynix Inc
•
Filing: 1992-04-10
•
Granted: 1994-07-19
•
Expires: 2012-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A Multi-chip semiconductor package having the thinnest structure. The package includes a chip set including a first bare chip and a second bare chip which are connected to each other by solder interposed therebetween and a plurality of TAB tapes each having an inner lead and an outer lead, the first bare chip and the second bare chip being provided with a plurality of solder bumps at opposite sides of surfaces thereof facing to each other, each of the inner leads being bonded between each corresponding the solder bump of the first bare chip and each corresponding the solder bump of the second bare chip, and a lead frame bonded to the outer leads of the TAB tapes. The chip set of the multi-chip semiconductor package may be connected to other chip set so that the package has four bare chips. Therefore, the thinnest multi-chip semiconductor package can be achieved and an integration of the package is improved. Also, a chip set is formed by fixing lead frames between two bare chips, to render the chip sets stably and firmly stacked and the pads of each bare chip disposed at desired position.

Inventors

  • 👤 Heung S. Chun

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 04:57
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/811; H10W70/00; H10W70/40; H10W70/464; H10W70/466; H10W74/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 155 words
A multi-chip semiconductor package comprising: at least one chip set including first and second semiconductor chips each having a first face and a second face with said first face of the said first chip facing said first face of said second chip, said first face of said first and second chips having first and second solder bumps formed thereon; first and second TAB tapes each having an inner lead and an outer lead wherein said inner lead of said first and second tapes is disposed between said first and second chips and bonded between said first solder bump on said first and second chips and said second solder bump on said first and second chips, respectively; a solder bonded between and connected to said first face of said first and second chips; and first and second beam leads of a lead frame bonded to the outer leads of the first and second TAB tapes, respectively.
Claim 2
Dependent Claim 155 words
A multi-chip semiconductor package comprising: at least one chip set including first and second semiconductor chips each having a first face and a second face with said first face of the said first chip facing said first face of said second chip, said first face of said first and second chips having first and second solder bumps formed thereon; first and second TAB tapes each having an inner lead and an outer lead wherein said inner lead of said first and second tapes is disposed between said first and second chips and bonded between said first solder bump on said first and second chips and said second solder bump on said first and second chips, respectively; a solder bonded between and connected to said first face of said first and second chips; and first and second beam leads of a lead frame bonded to the outer leads of the first and second TAB tapes, respectively.
Claim 3
Dependent Claim 74 words
A multi-chip semiconductor package according to claim 1, wherein said package comprises first and second chip sets and said second face of said second chip of the first chip set faces the second face of the first chip of the second chip set, each outer lead of said first chip set and each corresponding outer lead of said second chip set is bonded to said first and second beam leads of the lead frame.
Claim 4
Dependent Claim 26 words
A multi-chip semiconductor package according to claim 1, wherein an adhesive is applied between said chips of the chip sets which are adjacent to each other.
Claim 5
Dependent Claim 28 words
A multi-chip semiconductor package according to claim 1, wherein said outer leads of the TAB tape are bonded to the small outline J-lead package type of lead frame.
Claim 6
Dependent Claim 28 words
A multi-chip semiconductor package according to claim 1, wherein said outer leads of the TAB tape are bonded to a small outline I-lead package type of lead frame.
Claim 7
Dependent Claim 27 words
A multi-chip semiconductor package according to claim 1, wherein said outer leads of the TAB tape are bonded to the small outline package type of lead frame.

References Cited (Backward Citations)

US4982265A Cited
US4862322A Cited
US5010387A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-07-18 1998-01-17 1998-07-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-07-18 2002-01-17 2002-07-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-07-18 2006-01-17 2006-07-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag