Patent US5734913A successfully refreshed from Google Patents.
US5734913A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low power consumption semiconductor integrated circuit device and microprocessor
Assignee: Hitachi Ltd
•
Filing: 1995-06-05
•
Granted: 1998-03-31
•
Expires: 2015-06-05
Abstract
Abstract In semiconductor integrated circuit device and microprocessor including at least one functional circuit block, the start of operation of the functional circuit block is detected prior to the start of operation, the functional circuit block for which the start of operation has been detected is activated prior to the start of operation and inactivated after the termination of operation.
Inventors
- 👤 Masahiro Iwamura
- 👤 Shigeya Tanaka
- 👤 Hideo Maejima
- 👤 Tetsuo Nakano
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:08
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/3287; G06F15/00; G06F15/76; G06F15/78; G06F15/7828; G06F15/7832; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/3822; G06F9/3824; G06F9/3836; G06F9/3854; G06F9/3858; G06F9/38585; G06F9/3867; G06F9/3869; G06F9/3885; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; G11C11/419; Y; Y02; Y02D; Y02D10/00; Y02D30/00; Y02D30/50
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
131 words
A method for controlling power consumption in a semiconductor circuit device having at least one functional circuit block, wherein a subject instruction is executed by a selected functional circuit block of said at least one functional circuit block, said method comprising the steps of: detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; activating said at least one functional circuit block responsive to said subject instruction, from low power mode to normal operation mode when said at least one functional block is required for execution; and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 2
Independent Claim
131 words
A method for controlling power consumption in a semiconductor circuit device having at least one functional circuit block, wherein a subject instruction is executed by a selected functional circuit block of said at least one functional circuit block, said method comprising the steps of: detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; activating said at least one functional circuit block responsive to said subject instruction, from low power mode to normal operation mode when said at least one functional block is required for execution; and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 3
Dependent Claim
44 words
A method as defined claim 1, wherein said activating step includes the step of supplying a clock to said at least one functional block, and said deactivating step includes the step of stopping supply of a clock to said at least one functional block.
Claim 4
Dependent Claim
57 words
A method as defined in claim 1, wherein said activating step includes the step of increasing a circuit current of said at least one functional circuit block to a predetermined level in a predetermined time and said deactivating step includes the step of reducing said circuit current to a low power mode current in a predetermined time.
Claim 5
Dependent Claim
67 words
A semiconductor integrated circuit device comprising: a functional circuit block having a power supply line inductance L, an allowable power supply noise V n and a circuit current changing amplitude ΔI; and means for generating an operation previous notice signal to activate said functional circuit block a time T prior to a start of operation, said T, L, V n and ΔI meeting a relation of ##EQU4##
Claim 6
Dependent Claim
67 words
A semiconductor integrated circuit device comprising: a functional circuit block having a power supply line inductance L, an allowable power supply noise V n and a circuit current changing amplitude ΔI; and means for generating an operation previous notice signal to activate said functional circuit block a time T prior to a start of operation, said T, L, V n and ΔI meeting a relation of ##EQU4##
Claim 7
Independent Claim
167 words
A method for controlling power consumption of a functional circuit block comprising the steps of: detecting whether said functional circuit block is required for execution of a subject instruction by a result of decoding said subject instruction, and if required, generating a previous notice signal responsive to said subject instruction, predicting a start of operation of said functional circuit block prior to the start of operation; increasing a circuit current of said functional circuit block to a predetermined operation power level responsive to said subject instruction, in a predetermined time as measured starting from a time of reception of said previous notice signal to shift from a low power consumption mode to an operation mode; executing an operation of said functional circuit block in said operation mode; and reducing the circuit current to a predetermined level responsive to said subject instruction, in a predetermined time as measured after termination of execution of the operation of said functional circuit block to shift to the low power consumption mode.
Claim 8
Independent Claim
167 words
A method for controlling power consumption of a functional circuit block comprising the steps of: detecting whether said functional circuit block is required for execution of a subject instruction by a result of decoding said subject instruction, and if required, generating a previous notice signal responsive to said subject instruction, predicting a start of operation of said functional circuit block prior to the start of operation; increasing a circuit current of said functional circuit block to a predetermined operation power level responsive to said subject instruction, in a predetermined time as measured starting from a time of reception of said previous notice signal to shift from a low power consumption mode to an operation mode; executing an operation of said functional circuit block in said operation mode; and reducing the circuit current to a predetermined level responsive to said subject instruction, in a predetermined time as measured after termination of execution of the operation of said functional circuit block to shift to the low power consumption mode.
Claim 9
Dependent Claim
90 words
A memory comprising: a memory array; an address decoder for selecting the memory array in response to an address signal to select the memory array; a sense amplifier for amplifying a signal read from said memory array to a predetermined signal level; and a current control signal generator for generating a current control signal to increase a circuit current of said memory array, an address decoder or said sense amplifier to a predetermined level in a predetermined time in response to an access previous notice signal for said memory array.
Claim 10
Dependent Claim
90 words
A memory comprising: a memory array; an address decoder for selecting the memory array in response to an address signal to select the memory array; a sense amplifier for amplifying a signal read from said memory array to a predetermined signal level; and a current control signal generator for generating a current control signal to increase a circuit current of said memory array, an address decoder or said sense amplifier to a predetermined level in a predetermined time in response to an access previous notice signal for said memory array.
Claim 11
Dependent Claim
60 words
A memory according to claim 6 wherein said current control signal generator includes means for generating a control signal to reduce the circuit current of said memory array, said address decoder or said sense amplifier to a predetermined level in a predetermined time after the termination of the operation of said memory array, said address decoder or said sense amplifier.
Claim 12
Dependent Claim
97 words
A microprocessor for parallely fetching and decoding n (where n>2) instructions and for parallely executing said n instructions by n arithmetic and logic units, comprising: clock drivers for respectively supplying clocks to said n arithmetic and logic units; a detector for detecting whether said n arithmetic and logic units are required for execution of said n instructions by a result of decoding said n instructions of said n arithmetic and logic units; wherein said clock drivers start supplying clocks to said n arithmetic and logic units when said n arithmetic and logic units are required for use.
Claim 13
Dependent Claim
97 words
A microprocessor for parallely fetching and decoding n (where n>2) instructions and for parallely executing said n instructions by n arithmetic and logic units, comprising: clock drivers for respectively supplying clocks to said n arithmetic and logic units; a detector for detecting whether said n arithmetic and logic units are required for execution of said n instructions by a result of decoding said n instructions of said n arithmetic and logic units; wherein said clock drivers start supplying clocks to said n arithmetic and logic units when said n arithmetic and logic units are required for use.
Claim 14
Dependent Claim
33 words
A microprocessor as defined in claim 8, wherein said clock drivers stop supplying clocks to said n arithmetic and logic units when said n arithmetic and logic units are not required for use.
Claim 15
Dependent Claim
125 words
A microprocessor comprising: a program counter for indicating instructions to be read out from a memory; a plurality of instruction registers for respectively storing instructions therein as indicated by said program counter; a plurality of arithmetic and logic units for carrying out a parallel processing in accordance with instructions read from said instruction registers; a detector for detecting a conflict between instructions in the parallel processing of instructions, a clock driver circuit for respectively supplying clocks to said plurality of arithmetic and logic units, wherein, when a conflict is detected by said detector, said clock driver circuit starts supplying said clock to at least one arithmetic and logic unit corresponding to at least one instruction to be executed prior to execution of said conflicted instructions.
Claim 16
Dependent Claim
125 words
A microprocessor comprising: a program counter for indicating instructions to be read out from a memory; a plurality of instruction registers for respectively storing instructions therein as indicated by said program counter; a plurality of arithmetic and logic units for carrying out a parallel processing in accordance with instructions read from said instruction registers; a detector for detecting a conflict between instructions in the parallel processing of instructions, a clock driver circuit for respectively supplying clocks to said plurality of arithmetic and logic units, wherein, when a conflict is detected by said detector, said clock driver circuit starts supplying said clock to at least one arithmetic and logic unit corresponding to at least one instruction to be executed prior to execution of said conflicted instructions.
Claim 17
Dependent Claim
131 words
A microprocessor comprising: at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding a subject instruction and for detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; an activating circuit for activating said at least one functional circuit block responsive to said subject instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 18
Dependent Claim
131 words
A microprocessor comprising: at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding a subject instruction and for detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; an activating circuit for activating said at least one functional circuit block responsive to said subject instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 19
Dependent Claim
57 words
A microprocessor as defined in claim 11, wherein said activating circuit includes a clock driver circuit for supplying a clock to said at least one functional circuit block, wherein said clock driver circuit starts supplying said clock to said at least one functional circuit block when said at least one functional circuit block is required for execution.
Claim 20
Dependent Claim
91 words
A microprocessor as defined in claim 11, wherein said activating circuit includes a clock driver circuit for supplying a clock to said at least one function circuit block, wherein said clock driver circuit starts supplying said clock to said at least one functional circuit block when said at least one functional circuit block is required for execution, and wherein said clock driver circuit stops supplying said clock to said at least one functional circuit block when said at least one functional circuit block has carried out execution of said subject instruction.
Claim 21
Independent Claim
151 words
A system having a microprocessor and a memory coupled to said microprocessor through a memory interface of said microprocessor, wherein said microprocessor comprises; at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding a subject instruction and for detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; an activating circuit for activating said at least one functional circuit block responsive to said subject instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 22
Independent Claim
151 words
A system having a microprocessor and a memory coupled to said microprocessor through a memory interface of said microprocessor, wherein said microprocessor comprises; at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding a subject instruction and for detecting whether said at least one functional circuit block is required for execution of said subject instruction by a result of decoding said subject instruction; an activating circuit for activating said at least one functional circuit block responsive to said subject instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to said subject instruction, from said normal operation mode to said low power mode after execution of said subject instruction.
Claim 23
Dependent Claim
57 words
A system as defined in claim 14, wherein said activating circuit includes a clock driver circuit for supplying a clock to said at least one functional circuit block, wherein said clock driver circuit starts supplying said clock to said at least one functional circuit block when said at least one functional circuit block is required for execution.
Claim 24
Dependent Claim
91 words
A microprocessor as defined in claim 14, wherein said activating circuit includes a clock driver circuit for supplying a clock to said at least one functional circuit block, wherein said clock driver circuit starts supplying said clock to said at least one functional circuit block when said at least one functional circuit block is required for execution, and wherein said clock driver circuit stops supplying said clock to said at least one functional circuit block when said at least one functional circuit block has carried out execution of said subject instruction.
Claim 25
Independent Claim
130 words
A method for controlling power consumption in a semiconductor circuit device having at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block, said method comprising the steps of: detecting whether said at least one functional circuit block is required for execution of an instruction by a result of decoding said instruction; activating said at least one functional circuit block before execution of said instruction, from low power mode to normal operation mode when said at least one functional block is required for execution; and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
Claim 26
Independent Claim
130 words
A method for controlling power consumption in a semiconductor circuit device having at least one functional circuit block, wherein an instruction is executed by a selected functional circuit block of said at least one functional circuit block, said method comprising the steps of: detecting whether said at least one functional circuit block is required for execution of an instruction by a result of decoding said instruction; activating said at least one functional circuit block before execution of said instruction, from low power mode to normal operation mode when said at least one functional block is required for execution; and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
Claim 27
Independent Claim
167 words
A method for controlling power consumption of a functional circuit block comprising the steps of: detecting whether said functional circuit block is required for execution of an instruction by a result of decoding said instruction, and if required, generating a previous notice signal responsive to said instruction, predicting a start of operation of said functional circuit block prior to the start of operation; increasing a circuit current of said functional circuit block to a predetermined operation power level before execution of said instruction, in a predetermined time as measured starting from a time of reception of said previous notice signal to shift from a low power consumption mode to an operation mode; executing an operation of said functional circuit block in said operation mode; and reducing the circuit current to a predetermined level responsive to completion of execution of said instruction, in a predetermined time as measured after termination of execution of the operation of said functional circuit block to shift to the low power consumption mode.
Claim 28
Independent Claim
167 words
A method for controlling power consumption of a functional circuit block comprising the steps of: detecting whether said functional circuit block is required for execution of an instruction by a result of decoding said instruction, and if required, generating a previous notice signal responsive to said instruction, predicting a start of operation of said functional circuit block prior to the start of operation; increasing a circuit current of said functional circuit block to a predetermined operation power level before execution of said instruction, in a predetermined time as measured starting from a time of reception of said previous notice signal to shift from a low power consumption mode to an operation mode; executing an operation of said functional circuit block in said operation mode; and reducing the circuit current to a predetermined level responsive to completion of execution of said instruction, in a predetermined time as measured after termination of execution of the operation of said functional circuit block to shift to the low power consumption mode.
Claim 29
Dependent Claim
124 words
A microprocessor comprising: at least one functional circuit block, wherein instructions are executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding an instruction and for detecting whether said at least one functional circuit block is decoding said execution of said instruction by a result of decoding said instruction; an activating circuit for activating said at least one functional circuit block from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
Claim 30
Dependent Claim
124 words
A microprocessor comprising: at least one functional circuit block, wherein instructions are executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding an instruction and for detecting whether said at least one functional circuit block is decoding said execution of said instruction by a result of decoding said instruction; an activating circuit for activating said at least one functional circuit block from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
Claim 31
Independent Claim
149 words
A system having a microprocessor and a memory coupled to said microprocessor through a memory interface of said microprocessor, wherein said microprocessor comprises; at least one functional circuit block, wherein an instructions are executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding an instruction and for detecting whether said at least one functional circuit block is required for execution of said instruction by a result of decoding said instruction; an activating circuit for activating said at least one functional circuit block responsive to said instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
Claim 32
Independent Claim
149 words
A system having a microprocessor and a memory coupled to said microprocessor through a memory interface of said microprocessor, wherein said microprocessor comprises; at least one functional circuit block, wherein an instructions are executed by a selected functional circuit block of said at least one functional circuit block; a decoder for decoding an instruction and for detecting whether said at least one functional circuit block is required for execution of said instruction by a result of decoding said instruction; an activating circuit for activating said at least one functional circuit block responsive to said instruction, from a low power mode to a normal operation mode when said at least one functional circuit block is required for execution, and deactivating said at least one functional circuit block responsive to completion of execution of said instruction, from said normal operation mode to said low power mode after execution of said instruction.
References Cited (Backward Citations)
US3736569A
Cited
US4137563A
Cited
DE2825770A1
Cited
US4236205A
Cited
JPS6145354A
Cited
US5495617A
Cited
US5060188A
Cited
US5410714A
Cited
US4961172A
Cited
US5457790A
Cited
US5276824A
Cited
US5295249A
Cited
US5398321A
Cited
US5203003A
Cited
US5392437A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-30 | 2001-09-29 | 2002-03-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-30 | 2005-09-29 | 2006-03-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-30 | 2009-09-29 | 2010-03-31 | $7700.00 | Window Closed / Lapsed |