Patent US5734334A successfully refreshed from Google Patents.
US5734334A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable port for crossbar switch
Assignee: RPX Corp
•
Filing: 1995-08-17
•
Granted: 1998-03-31
•
Expires: 2015-08-17
Abstract
Abstract An electronic crossbar switch employs a switch array for selectively routing digital and analog signals between its terminals. A separate port for each terminal provides a path for digital and analog signals flowing in and out of the switch. Each port can be configured to operate with or without tristate buffering under control of a tristate control signal, to optionally latch input or output signals in response to clock and clock enable signals, and to buffer signals passing in or out of the switch terminal with or without an input direction control signal. A set of control inputs are provided in common to all ports, allowing an external host to transmit control signals in parallel to each port. Each port may be programmed to select any of its control inputs as its tristate, clock enable, clocking or direction control signal.
Inventors
- 👤 Wen-Jai Hsieh
- 👤 Chi-Song Horng
- 👤 Chun Chiu Daniel Wong
- 👤 Gerchih Chou
- 👤 Shrikant Sathe
- 👤 Kent Dahlgren
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 13:50
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1735; H03K19/1736
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
222 words
A programmable port responsive to first and second digital signals, a plurality of input signals, and input control data comprising: a first terminal for receiving said first digital signal; a second terminal for receiving said second digital signal; first unidirectional buffer means connected between said first and second terminals for buffering said first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto; second unidirectional buffer means connected between said first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto; switch means activated by a third control signal supplied as input thereto; bidirectional repeater means for providing a buffered signal path between said first and second terminals via said switch means for buffering said first and second digital signals in opposite directions between said first and second terminals when said switch means is activated by said third control signal; and selection means for receiving said input control data and input control signals and selectively transmitting said first, second, and third control signals to said first and second unidirectional buffer means and said switch means, respectively, in response to combinations of said input control data and input control signals.
Claim 2
Dependent Claim
222 words
A programmable port responsive to first and second digital signals, a plurality of input signals, and input control data comprising: a first terminal for receiving said first digital signal; a second terminal for receiving said second digital signal; first unidirectional buffer means connected between said first and second terminals for buffering said first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto; second unidirectional buffer means connected between said first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto; switch means activated by a third control signal supplied as input thereto; bidirectional repeater means for providing a buffered signal path between said first and second terminals via said switch means for buffering said first and second digital signals in opposite directions between said first and second terminals when said switch means is activated by said third control signal; and selection means for receiving said input control data and input control signals and selectively transmitting said first, second, and third control signals to said first and second unidirectional buffer means and said switch means, respectively, in response to combinations of said input control data and input control signals.
Claim 3
Dependent Claim
104 words
The programmable port in accordance with claim 1 wherein said bidirectional repeater comprises: first unidirectional bus repeater means receiving a first indicating signal for buffering said first signal from said first terminal onto said second terminal and generating a second indicating signal upon concurrent receipt of said first digital signal and said first indicating signal; and second unidirectional bus repeater means receiving said second indicating signal from said first unidirectional bus repeater for buffering said second digital signal from said second terminal onto said first terminal and generating said first indicating signal upon concurrent receipt of said second digital signal and said first indicating.
Claim 4
Dependent Claim
35 words
The programmable port in accordance with claim 1 wherein said first unidirectional buffer means comprises a tristate buffer connected between said first and second terminals and having a tristate input receiving said first control signal.
Claim 5
Dependent Claim
67 words
The programmable port in accordance with claim 1 wherein said selection means comprises multiplexing means for receiving said plurality of input signals and for selecting three of said input signals for transmission as said first, second and third control signals to said first and second unidirectional buffer means and said switch means, said multiplexer means selecting the three input signals in response to said input control data.
Claim 6
Dependent Claim
258 words
A programmable port responsive to first and second digital signals, a plurality of input signals, and input control data comprising: a first terminal for receiving said first digital signal; a second terminal for receiving said second digital signal; first unidirectional buffer means connected between said first and second terminals for buffering said first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto; second unidirectional buffer means connected between said first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto; first switch means activated by a third control signal supplied as input thereto; bidirectional repeater means for providing a buffered signal path between said first and second terminals via said switch means for buffering said first and second digital signals in opposite directions between said first and second terminals when said first switch means is activated by said third control signal; second switch means connected between said first and second terminals for conveying signals between said first and second terminals when activated by receipt of a fourth control signal supplied as input thereto; and selection means for receiving said input control data and input control signals and selectively transmitting said first, second, third and fourth control signals to said first and second unidirectional buffer means, and said first and second switch means, respectively, in response to said input control data and input control signals.
Claim 7
Dependent Claim
258 words
A programmable port responsive to first and second digital signals, a plurality of input signals, and input control data comprising: a first terminal for receiving said first digital signal; a second terminal for receiving said second digital signal; first unidirectional buffer means connected between said first and second terminals for buffering said first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto; second unidirectional buffer means connected between said first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto; first switch means activated by a third control signal supplied as input thereto; bidirectional repeater means for providing a buffered signal path between said first and second terminals via said switch means for buffering said first and second digital signals in opposite directions between said first and second terminals when said first switch means is activated by said third control signal; second switch means connected between said first and second terminals for conveying signals between said first and second terminals when activated by receipt of a fourth control signal supplied as input thereto; and selection means for receiving said input control data and input control signals and selectively transmitting said first, second, third and fourth control signals to said first and second unidirectional buffer means, and said first and second switch means, respectively, in response to said input control data and input control signals.
Claim 8
Dependent Claim
104 words
The programmable port in accordance with claim 5 wherein said bidirectional repeater comprises: first unidirectional bus repeater means receiving a first indicating signal for buffering said first signal from said first terminal onto said second terminal and generating a second indicating signal upon concurrent receipt of said first digital signal and said first indicating signal; and second unidirectional bus repeater means receiving said second indicating signal from said first unidirectional bus repeater for buffering said second digital signal from said second terminal onto said first terminal and generating said first indicating signal upon concurrent receipt of said second digital signal and said first indicating.
Claim 9
Dependent Claim
35 words
The programmable port in accordance with claim 5 wherein said first unidirectional buffer means comprises a tristate buffer connected between said first and second terminals and having a tristate input receiving said first control signal.
Claim 10
Dependent Claim
94 words
The programmable port in accordance with claim 5 wherein said selection means comprises: multiplexing means for receiving said plurality of input signals and for selecting four of said input signals for transmission as said first, second, third and fourth control signals to said first and second unidirectional buffer means, and said first and second switch means, said multiplexer means selecting the four input signals in response to an input selection signal; and means for receiving and storing said input control data and for producing said selection signal in response to the stored control data.
Claim 11
Independent Claim
259 words
An apparatus responsive to a plurality of input signals, and input control data for routing and buffering digital signals between a plurality of first terminals comprising: a plurality of second terminals; switch means for selectively routing said digital signals between said second terminals; a plurality of ports, each port connected between a separate pair of said first and second terminals, each port comprising first unidirectional buffer means connected between said pair of first and second terminals for buffering a first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto, second unidirectional buffer means connected between said pair of first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto, second switch means activated by a third control signal supplied as input thereto, bidirectional repeater means for providing a buffered signal path between said pair of first and second terminals via said second switch means for buffering said first and second digital signals in opposite directions between said pair of first and second terminals when said second switch means is activated by said third control signal, and selection means for receiving said input control data and control signals and selectively transmitting said first, second, and third control signals to said first unidirectional buffer means, said second unidirectional means and said switched bidirectional repeater means, respectively, in response to said input control data and input control signals.
Claim 12
Independent Claim
259 words
An apparatus responsive to a plurality of input signals, and input control data for routing and buffering digital signals between a plurality of first terminals comprising: a plurality of second terminals; switch means for selectively routing said digital signals between said second terminals; a plurality of ports, each port connected between a separate pair of said first and second terminals, each port comprising first unidirectional buffer means connected between said pair of first and second terminals for buffering a first digital signal received by said first terminal onto said second terminal when activated by a first control signal supplied as input thereto, second unidirectional buffer means connected between said pair of first and second terminals for buffering said second digital signal supplied as input to said second terminal onto said first terminal when activated by a second control signal supplied as input thereto, second switch means activated by a third control signal supplied as input thereto, bidirectional repeater means for providing a buffered signal path between said pair of first and second terminals via said second switch means for buffering said first and second digital signals in opposite directions between said pair of first and second terminals when said second switch means is activated by said third control signal, and selection means for receiving said input control data and control signals and selectively transmitting said first, second, and third control signals to said first unidirectional buffer means, said second unidirectional means and said switched bidirectional repeater means, respectively, in response to said input control data and input control signals.
Claim 13
Dependent Claim
103 words
The apparatus in accordance with claim 9 wherein said bidirectional repeater comprises: first unidirectional bus repeater means receiving a first indicating signal for buffering said first signal from said first terminal onto said second terminal and generating a second indicating signal upon concurrent receipt of said first digital signal and said first indicating signal; and second unidirectional bus repeater means receiving said second indicating signal from said first unidirectional bus repeater for buffering said second digital signal from said second terminal onto said first terminal and generating said first indicating signal upon concurrent receipt of said second digital signal and said first indicating.
Claim 14
Dependent Claim
34 words
The apparatus in accordance with claim 9 wherein said first unidirectional buffer means comprises a tristate buffer connected between said first and second terminals and having a tristate input receiving said first control signal.
Claim 15
Dependent Claim
90 words
The programmable port in accordance with claim 9 wherein said selection means comprises: multiplexer means for receiving said plurality of input signals and for selecting three of said input signals for transmission as said first, second and third control signals to said first and second unidirectional buffer means and said switch means, said multiplexer means selecting the three input signals in response to an input selection signal; and means for receiving and storing said input control data and for producing said selection signal in response to the stored control data.
References Cited (Backward Citations)
US5182554A
Cited
US5202593A
Cited
US5282271A
Cited
US5426738A
Cited
US5428750A
Cited
US5428800A
Cited
US5530814A
Cited
US5625780A
Cited
US5465056A
Cited
US5555971A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-30 | 2001-09-29 | 2002-03-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-30 | 2005-09-29 | 2006-03-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-30 | 2009-09-29 | 2010-03-31 | $7700.00 | Window Closed / Lapsed |