Patent US5729041A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5729041A Expired / Lapsed US ⏱️ 0.0 years remaining

Protective film for fuse window passivation for semiconductor integrated circuit applications

Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1996-07-19
•
Granted: 1998-03-17
•
Expires: 2016-07-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit includes a conductive fusible link that may be blown by heating with laser irradiation, The integrate circuit comprises a silicon substrate; a first insulating layer; a fusible link on the first layer; a second insulating layer overlying the first layer and the fusible link; an opening through the second layer exposing the fuse; and a protective layer over the surfaces of the opening. A laser beam is irradiated through the opening and the protective layer to melt the fusible link. The protective layer is highly transparent to a laser beam and does not interfere with the laser melting (trimming) operation. Moreover, the protective layer prevents contaminates from diffusing in through the opening to harm adjacent semiconductor devices,

Inventors

  • 👤 Chue-San Yoo
  • 👤 Jin-Yuan Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 08:44
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10W20/40; H10W20/49; H10W20/493; H10W20/494; H10W74/00; H10W74/10; H10W74/131; H10W74/137; Y; Y10; Y10S; Y10S148/00; Y10S148/055; Y10S438/00; Y10S438/94

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 125 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 2
Dependent Claim 125 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 3
Dependent Claim 25 words
The integrated circuit of claim 1 wherein the first insulating layer is silicon oxide having a thickness in the range from 2000 to 8000 angstroms.
Claim 4
Dependent Claim 27 words
The integrated circuit of claim 1 wherein the second insulating layer is formed of borophosphosilicate glass having a thickness in the range from 3000 to 15,000 angstroms.
Claim 5
Dependent Claim 26 words
The integrated circuit of claim 1 wherein the protective layer is comprised of silicon nitride with a thickness in the range from 3000 to 15,000 Å.
Claim 6
Dependent Claim 34 words
The integrated circuit of claim 1 wherein the protective layer of silicon nitride has a transmittance of greater than 50% for laser irradiation in the wavelengths in the range from 1037 to 1057 nanometers.
Claim 7
Dependent Claim 15 words
The integrated circuit of claim 1 wherein the second layer is formed of borophosphosilicate glass.
Claim 8
Dependent Claim 34 words
The integrated circuit of claim 1 wherein a third layer and a fourth layer of insulating material are formed over the second layer and the opening extends through both the third and fourth layers.
Claim 9
Dependent Claim 38 words
The integrated circuit of claim 7 wherein the third insulating layer is a composite layer of silicon oxide, spin on glass, and silicon oxide, and said third insulating layer having an overall thickness between 7000 and 20,000 angstroms.
Claim 10
Dependent Claim 21 words
The integrated circuit of claim 7 wherein the third layer is a composite layer of spin on glass and silicon oxide.
Claim 11
Dependent Claim 26 words
The integrated circuit of claim 7 wherein the fourth layer is formed of silicon nitride having a thickness in the range of 2000 to 10,000 angstroms.
Claim 12
Dependent Claim 23 words
The integrated circuit of claim 7 wherein the fourth layer is formed of silicon oxide having a thickness between 2000 and 10,000 angstroms.
Claim 13
Dependent Claim 145 words
An laser irradiation transparent passivation protective layer covering a fusible link for a semiconductor integrated circuit device comprising: a first insulating layer on a semiconductor substrate; a fusible link on said first insulating layer; a second insulating layer overlying said fusible link and said first insulating layer; an opening over the fusible link at least partially through the second layer, said opening having a bottom and sidewalls surfaces; and a protective layer composed of silicon nitride having a ratio of silicon to nitrogen in the range from 1:1.2 to 1:1.6 and having a greater than 50% transmittance to laser irradiation in the wavelengths between 1037 and 1057 nanometers, said protective layer having a thickness in a range of between about 3000 and 15,000 Å, and said protective layer covering said fusible link, said second insulating layer, and the bottom and sidewall surfaces of the opening.
Claim 14
Dependent Claim 145 words
An laser irradiation transparent passivation protective layer covering a fusible link for a semiconductor integrated circuit device comprising: a first insulating layer on a semiconductor substrate; a fusible link on said first insulating layer; a second insulating layer overlying said fusible link and said first insulating layer; an opening over the fusible link at least partially through the second layer, said opening having a bottom and sidewalls surfaces; and a protective layer composed of silicon nitride having a ratio of silicon to nitrogen in the range from 1:1.2 to 1:1.6 and having a greater than 50% transmittance to laser irradiation in the wavelengths between 1037 and 1057 nanometers, said protective layer having a thickness in a range of between about 3000 and 15,000 Å, and said protective layer covering said fusible link, said second insulating layer, and the bottom and sidewall surfaces of the opening.
Claim 15
Dependent Claim 20 words
The laser irradiation transparent protective layer of claim 12 wherein the second insulating layer comprises more than one insulating layer.
Claim 16
Dependent Claim 26 words
The laser irradiation transparent protective layer of claim 12 wherein the opening is completely through the second insulating layer and exposes a portion of the fuse.
Claim 17
Dependent Claim 136 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, said second layer of insulating material is formed of borophosphosilicate glass, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 18
Dependent Claim 136 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, said second layer of insulating material is formed of borophosphosilicate glass, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 19
Dependent Claim 29 words
The integrated circuit of claim 15 wherein the second layer of insulating material is formed of borophosphosilicate glass having a thickness in the range from 3000 to 15,000 angstroms.
Claim 20
Dependent Claim 166 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, a third layer and a fourth layer of insulating material are formed over said second layer; said third layer is a composite layer of spin on glass and silicon oxide, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link and said opening extends through both said third and fourth layers, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 21
Dependent Claim 166 words
An integrated circuit having a patterned metal level formed on a first layer of insulating material, at least a second layer of insulating material covering portions of said patterned metal level, a third layer and a fourth layer of insulating material are formed over said second layer; said third layer is a composite layer of spin on glass and silicon oxide, wherein said pattern level contains at least one fusible link portion, an opening at least partially through the second layer over the fusible link and said opening extends through both said third and fourth layers, said opening having a bottom and sidewall surfaces, a protective layer of silicon nitride overlying the second layer, the bottom and sidewall surfaces of the opening, and the fusible link portions; and characterized in that said protective layer of silicon nitride material has a ratio of silicon to nitrogen in the range from 1.2 to 1.6 and said protective layer having a transmittance to laser irradiation of greater than 50%.
Claim 22
Dependent Claim 38 words
The integrated circuit of claim 17 wherein the third insulating layer is a composite layer of silicon oxide, spin on glass, and silicon oxide, and said third insulating layer having an overall thickness between 7000 and 20,000 angstroms.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-03-16 2001-09-15 2002-03-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-03-16 2005-09-15 2006-03-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-03-16 2009-09-15 2010-03-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag