US5724611A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Automatic cache controller system and method therefor
Assignee: Philips Semiconductors Inc
•
Filing: 1996-04-25
•
Granted: 1998-03-03
•
Expires: 2016-04-25
Abstract
Abstract Signalling apparatus are used for monitoring a clock signal from a system controller to a processor. If the clock signal is low, indicating that the processor is disabled, the signalling apparatus will place the cache memory in a "sleep" mode. Thus, the signalling apparatus allow a computer system, upon which the signalling apparatus is a part of, to lower its power consumption. If the computer system is a portable computer system, the signalling apparatus will lower power consumption thereby extending the lifetime of the portable computer's batteries.
Inventors
- 👤 David Ross Evoy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:32
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/325; G06F1/3275; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F2212/00; G06F2212/10; G06F2212/1028; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
112 words
An automatic cache controller system comprising, in combination: a processor; system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; cache memory means coupled to said system controller means for storing information; and signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled.
Claim 2
Dependent Claim
112 words
An automatic cache controller system comprising, in combination: a processor; system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; cache memory means coupled to said system controller means for storing information; and signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled.
Claim 3
Dependent Claim
67 words
An automatic cache controller system in accordance with claim 1 wherein said signalling means comprises: a first resistor coupled to said system controller; a second resistor coupled to said system controller; capacitor means coupled to said first resistor and to said second resistor for storing a charge to enable said cache memory means; and diode means for isolating said second resistor when said clock signal is stopped.
Claim 4
Dependent Claim
45 words
An automatic cache controller system in accordance with claim 2 further comprising inverter means coupled to said capacitor means for inverting said signal to activate and said signal to deactivate said cache memory means prior to sending each said signal to said cache memory means.
Claim 5
Dependent Claim
24 words
An automatic cache controller system in accordance with claim 2 wherein said second resistor is of negligible resistance in relation to said first resistor.
Claim 6
Dependent Claim
36 words
An automatic cache controller system in accordance with claim 2 wherein said first resistor has a value of about 1 mega (M) ohm and said second resistor has a value of about four kilo (k) ohms.
Claim 7
Dependent Claim
22 words
An automatic cache controller system in accordance with claim 2 wherein said capacitor means has a value of about 20 pico farads.
Claim 8
Dependent Claim
200 words
An automatic cache controller system comprising, in combination: a processor; system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; cache memory means coupled to said system controller means for storing information; signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled, said signalling means comprises: a first resistor coupled to said system controller; a second resistor coupled to said system controller; capacitor means coupled to said first resistor and to said second resistor for storing a charge to enable said cache memory means; diode means for isolating said second resistor when said clock signal is stopped; and inverter means coupled to said capacitor means for inverting said signal to activate and said signal to deactivate said cache memory means prior to sending each said signal to said cache memory means.
Claim 9
Dependent Claim
200 words
An automatic cache controller system comprising, in combination: a processor; system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; cache memory means coupled to said system controller means for storing information; signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled, said signalling means comprises: a first resistor coupled to said system controller; a second resistor coupled to said system controller; capacitor means coupled to said first resistor and to said second resistor for storing a charge to enable said cache memory means; diode means for isolating said second resistor when said clock signal is stopped; and inverter means coupled to said capacitor means for inverting said signal to activate and said signal to deactivate said cache memory means prior to sending each said signal to said cache memory means.
Claim 10
Dependent Claim
24 words
An automatic cache controller system in accordance with claim 7 wherein said second resistor is of negligible resistance in relation to said first resistor.
Claim 11
Dependent Claim
36 words
An automatic cache controller system in accordance with claim 7 wherein said first resistor has a value of about 1 mega (M) ohm and said second resistor has a value of about four kilo (k) ohms.
Claim 12
Dependent Claim
22 words
An automatic cache controller system in accordance with claim 7 wherein said capacitor means has a value of about 20 pico farads.
Claim 13
Independent Claim
121 words
A method of providing an automatic cache controller system comprising the steps of: providing a processor; providing system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; providing cache memory means coupled to said system controller means for storing information; and providing signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled.
Claim 14
Independent Claim
121 words
A method of providing an automatic cache controller system comprising the steps of: providing a processor; providing system controller means coupled to said processor for providing a clock signal to said processor when said processor needs to be enabled and for stopping said clock signal to said processor when said processor needs to be disabled; providing cache memory means coupled to said system controller means for storing information; and providing signalling means coupled to said system controller means and to said cache memory means for monitoring said clock signal and for sending a signal to enable said cache memory means when said processor is enabled and for sending a signal to disable said cache memory means when said processor is disabled.
Claim 15
Dependent Claim
73 words
The method of claim 11 wherein said step of providing signalling means further comprises the steps of: providing a first resistor coupled to said system controller; providing a second resistor coupled to said system controller; providing capacitor means coupled to said first resistor and to said second resistor for storing a charge to enable said cache memory means; and providing diode means for isolating said second resistor when said clock signal is stopped.
Claim 16
Dependent Claim
43 words
The method of claim 12 further comprising the step of providing inverter means coupled to said capacitor means for inverting said signal to activate and said signal to deactivate said cache memory means prior to sending said signals to said cache memory means.
Claim 17
Dependent Claim
36 words
The method of claim 12 wherein said step of providing a second resistor further comprises the step of providing said second resistor wherein said second resistor is of negligible resistance in relation to said first resistor.
Claim 18
Dependent Claim
49 words
The method of claim 12 wherein said steps of providing a first resistor and a second resistor further comprises the steps of providing said first resistor having a value of about 1 mega (M) ohm and providing said second resistor having a value of about four kilo (k) ohms.
Claim 19
Dependent Claim
29 words
The method of claim 12 wherein said step of providing capacitor means further comprises the step of providing said capacitor means having a value of about 20 pico farads.
References Cited (Backward Citations)
US5175845A
Cited
US5241680A
Cited
US5163153A
Cited
US5276889A
Cited
US5247655A
Cited
US5355503A
Cited
US5204964A
Cited
US5504907A
Cited
US5404546A
Cited
US5630146A
Cited
US5452401A
Cited
US5392437A
Cited
US5648799A
Cited
US5603037A
Cited
US5619729A
Cited
US5384747A
Cited
US5530932A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-02 | 2001-09-01 | 2002-03-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-02 | 2005-09-01 | 2006-03-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-02 | 2009-09-01 | 2010-03-03 | $7700.00 | Window Closed / Lapsed |