Patent US5719079A successfully refreshed from Google Patents.
US5719079A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a semiconductor device having high density 4T SRAM in logic with salicide process
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1996-05-28
•
Granted: 1998-02-17
•
Expires: 2016-05-28
Abstract
Abstract A method of forming a local interconnect in an SRAM, simultaneously with the formation of a salicide in logic devices on the same semiconductor substrate, is described. A semiconductor substrate on which MOS (Metal Oxide Semiconductor) transistors have been formed is provided. The transistors are separated by field isolation regions, and each transistor has a gate overlying a gate oxide and has source and drain regions in the substrate. Spacers are provided on the sidewalls of the gates, and some of the field oxide regions in the SRAM have polysilicon interconnects, with sidewall spacers. The sidewall spacers are removed from the polysilicon interconnects. A layer of titanium is deposited over the semiconductor substrate. A salicide is formed over the gates, the source and drain regions, and the polysilicon interconnects, so that the local interconnect is formed connecting the polysilicon interconnects to one of the source regions.
Inventors
- 👤 Chue-San Yoo
- 👤 Mong-Song Liang
- 👤 Jin-Yuan Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:36
CPC Classifications
H; H10; H10B; H10B10/00; H10B10/15; Y; Y10; Y10S; Y10S148/00; Y10S148/019; Y10S148/02
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
158 words
A method of forming a local interconnect in an SRAM simultaneously with the formation of a salicide in logic devices on the same semiconductor substrate, comprising the steps of: providing a semiconductor substrate having MOS (Metal Oxide Semiconductor) transistors formed therein, separated by field isolation regions, each said transistor comprising a gate overlying a gate oxide and having source and drain regions in said substrate, with spacers on the sidewalls of said gates, and wherein some of said field oxide regions in said SRAM have polysilicon interconnects, with sidewall spacers, thereover; ion implanting a heavily doped implant into said source/drain regions, while said sidewall spacers are in place; removing said sidewall spacers from said polysilicon interconnects; depositing a layer of titanium over said semiconductor substrate; and forming said salicide over said gates, said source and drain regions, and said polysilicon interconnects, and whereby said local interconnect is formed connecting said polysilicon interconnects to one of said source regions.
Claim 2
Independent Claim
158 words
A method of forming a local interconnect in an SRAM simultaneously with the formation of a salicide in logic devices on the same semiconductor substrate, comprising the steps of: providing a semiconductor substrate having MOS (Metal Oxide Semiconductor) transistors formed therein, separated by field isolation regions, each said transistor comprising a gate overlying a gate oxide and having source and drain regions in said substrate, with spacers on the sidewalls of said gates, and wherein some of said field oxide regions in said SRAM have polysilicon interconnects, with sidewall spacers, thereover; ion implanting a heavily doped implant into said source/drain regions, while said sidewall spacers are in place; removing said sidewall spacers from said polysilicon interconnects; depositing a layer of titanium over said semiconductor substrate; and forming said salicide over said gates, said source and drain regions, and said polysilicon interconnects, and whereby said local interconnect is formed connecting said polysilicon interconnects to one of said source regions.
Claim 3
Dependent Claim
58 words
The method of claim 1 wherein said removing said insulating spacers from sidewalls of said polysilicon interconnects comprises the steps of: forming a layer of photoresist material over said semiconductor substrate; forming openings in said photoresist material to expose said insulating spacers; etching said insulating spacers by plasma etching using a fluorine-based chemistry; and removing said photoresist material.
Claim 4
Dependent Claim
63 words
The method of claim 1 wherein said forming said salicide comprises the steps of: performing a first rapid thermal anneal whereby a layer of titanium silicide/titanium nitride is formed over said polysilicon interconnects, gate electrodes and active regions, and a layer of titanium nitride is formed over said insullating spacers; removing all of said titanium nitride; and performing a second rapid thermal anneal.
Claim 5
Dependent Claim
20 words
The method of claim 1 wherein said titanium is deposited to a thickness of between about 200 and 1000 Angstroms.
Claim 6
Dependent Claim
47 words
The method of claim 3 wherein said first rapid thermal anneal is performed at a temperature of between about 600° and 720° C., in an ambient gas selected from the group consisting of N 2 (nitrogen) and NH 3 (ammonia) for between about 20 and 60 seconds.
Claim 7
Dependent Claim
47 words
The method of claim 3 wherein said second rapid thermal anneal is performed at a temperature of between about 600° and 800° C., in an ambient gas selected from the group consisting of N 2 (nitrogen) and NH 3 (ammonia) for between about 20 and 60 seconds.
Claim 8
Independent Claim
200 words
A method of forming an SRAM (Static Random Access Memory) and logic on a single semiconductor substrate, in a logic region and memory region, respectively, comprising the steps of: providing a semiconductor substrate; forming field isolation regions in said semiconductor substrate, in both said logic and memory regions; forming a gate oxide over said substrate between said field isolation regions; depositing a first polysilicon layer over said gate oxide; patterning said first polysilicon layer to form gate electrodes over a portion of said gate oxide, in both memory and logic regions, and to form polysilicon interconnects over said field isolation regions only in said memory region; forming lightly doped drain (LDD) active regions in said substrate, adjacent to each said gate; forming insulating spacers on sidewalls of said gate electrodes and said polysilicon interconnects; completing formation of said active regions by a heavy ion implant; removing said insulating spacers, after said formation of said active regions by a heavy ion implant, from sidewalls of said polysilicon interconnects; and forming a layer of titanium silicide over said gate electrodes, polysilicon interconnects and active regions, whereby said titanium silicide electrically connects said polysilicon interconnects and said active regions in said memory region.
Claim 9
Independent Claim
200 words
A method of forming an SRAM (Static Random Access Memory) and logic on a single semiconductor substrate, in a logic region and memory region, respectively, comprising the steps of: providing a semiconductor substrate; forming field isolation regions in said semiconductor substrate, in both said logic and memory regions; forming a gate oxide over said substrate between said field isolation regions; depositing a first polysilicon layer over said gate oxide; patterning said first polysilicon layer to form gate electrodes over a portion of said gate oxide, in both memory and logic regions, and to form polysilicon interconnects over said field isolation regions only in said memory region; forming lightly doped drain (LDD) active regions in said substrate, adjacent to each said gate; forming insulating spacers on sidewalls of said gate electrodes and said polysilicon interconnects; completing formation of said active regions by a heavy ion implant; removing said insulating spacers, after said formation of said active regions by a heavy ion implant, from sidewalls of said polysilicon interconnects; and forming a layer of titanium silicide over said gate electrodes, polysilicon interconnects and active regions, whereby said titanium silicide electrically connects said polysilicon interconnects and said active regions in said memory region.
Claim 10
Dependent Claim
57 words
The method of claim 7 wherein said removing said insulating spacers from sidewalls of said polysilicon interconnects comprises the steps of: forming a layer of photoresist material over said semiconductor substrate; forming openings in said photoresist material to expose said insulating spacers; etching said insulating spacers by plasma etching with fluorine-based chemistry; and removing said photoresist material.
Claim 11
Dependent Claim
75 words
The method of claim 7 wherein said forming a layer of titanium silicide comprises the steps of: depositing a layer of titanium over said semiconductor substrate; performing a first rapid thermal anneal whereby a layer of titanium silicide/titanium nitride is formed over said polysilicon interconnects, gate electrodes and active regions, and a layer of titanium nitride is formed over said insulating spacers; removing all of said titanium nitride; and performing a second rapid thermal anneal.
Claim 12
Dependent Claim
20 words
The method of claim 9 wherein said titanium is deposited to a thickness of between about 200 and 1000 Angstroms.
Claim 13
Dependent Claim
46 words
The method of claim 9 wherein said first rapid thermal anneal is performed at a temperature of between about 600° and 720° C., in an ambient gas selected from the group consisting of N2 (nitrogen) and NH 3 (ammonia) for between about 20 and 60 seconds.
Claim 14
Dependent Claim
47 words
The method of claim 9 wherein said second rapid thermal anneal is performed at a temperature of between about 600° and 800° C., in an ambient gas selected from the group consisting of N 2 (nitrogen) and NH 3 (ammonia) for between about 20 and 60 seconds.
Claim 15
Dependent Claim
20 words
The method of claim 7 wherein said polysilicon interconnects are connected to gate electrodes of other transistors in said SRAM.
References Cited (Backward Citations)
US5066602A
Cited
US5340762A
Cited
US4950620A
Cited
US5187122A
Cited
US5580806A
Cited
US5554549A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-02-16 | 2001-08-18 | 2002-02-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-02-16 | 2005-08-18 | 2006-02-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-02-16 | 2009-08-18 | 2010-02-17 | $7700.00 | Window Closed / Lapsed |