Patent US2906963A successfully refreshed from Google Patents.
Patent US5712501A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5712501A Expired / Lapsed US ⏱️ 0.0 years remaining

Graded-channel semiconductor device

Assignee: NXP USA Inc
•
Filing: 1995-10-10
•
Granted: 1998-01-27
•
Expires: 2015-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A graded-channel semiconductor device (10) includes a substrate region (11) having a major surface (12). A source region (13) and a drain region (14) are formed in the substrate region (11) and are spaced apart to form a channel region (16). A doped region (18) is formed in the channel region (16) and is spaced apart from the source region (13), the drain region (14), and the major surface (12). The doped region (18) has the same conductivity type as the channel region (16), but has a higher dopant concentration. The device (10) exhibits an enhanced punch-through resistance and improved performance compared to prior art short channel structures.

Inventors

  • 👤 Robert B. Davies
  • 👤 Frank K. Baker
  • 👤 Jon J. Candelaria
  • 👤 Andreas A. Wild
  • 👤 Peter J. Zdebel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 23:00
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0225; H10D30/0212; H10D30/60; H10D30/637; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D64/00; H10D64/01; H10D64/021; H10D30/0217

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 177 words
A graded-channel semiconductor device comprising: a body of semiconductor material of a first conductivity type and having a first surface; a first doped region of a second conductivity type formed in the body of semiconductor material and extending from the first surface; a second doped region of the second conductivity type formed in the body of semiconductor material and extending from the first surface; a channel region between the first doped region and the second doped region; a third doped region of the first conductivity type formed in the channel region, wherein the third doped region is vertically spaced apart from the first surface, and wherein the third doped region is vertically and laterally spaced apart from the first doped region and the second doped region, and wherein the first and second doped regions are formed absent lightly doped extension regions of the second conductivity type; a gate structure formed on the first surface above the channel region; a first electrode coupled to the first doped region; and a second electrode coupled to the second doped region.
Claim 2
Dependent Claim 177 words
A graded-channel semiconductor device comprising: a body of semiconductor material of a first conductivity type and having a first surface; a first doped region of a second conductivity type formed in the body of semiconductor material and extending from the first surface; a second doped region of the second conductivity type formed in the body of semiconductor material and extending from the first surface; a channel region between the first doped region and the second doped region; a third doped region of the first conductivity type formed in the channel region, wherein the third doped region is vertically spaced apart from the first surface, and wherein the third doped region is vertically and laterally spaced apart from the first doped region and the second doped region, and wherein the first and second doped regions are formed absent lightly doped extension regions of the second conductivity type; a gate structure formed on the first surface above the channel region; a first electrode coupled to the first doped region; and a second electrode coupled to the second doped region.
Claim 3
Dependent Claim 32 words
The semiconductor device of claim 1 wherein the third doped region has a dopant concentration that is at least an order of magnitude higher than that of the body of semiconductor material.
Claim 4
Dependent Claim 25 words
The semiconductor device of claim 1 wherein the third doped region is spaced a distance on an order of 800 angstroms from the first surface.
Claim 5
Dependent Claim 20 words
The semiconductor device of claim 1 wherein the first conductivity type is p-type and the second conductivity type is n-type.
Claim 6
Dependent Claim 67 words
The semiconductor device of claim 1 further comprising: a fourth doped region formed between the third doped region and the first doped region and spaced apart from the first surface; and a fifth doped region formed between the third doped region and the second doped region and spaced apart from the first surface, and wherein the fourth and fifth doped regions are of the second conductivity type.
Claim 7
Dependent Claim 27 words
The semiconductor device of claim 5 wherein the fourth doped region and the fifth doped region have a dopant concentration less than 3.0×10 17 atoms/cm 3 .
Claim 8
Dependent Claim 184 words
A bi-directional insulated gate FET structure comprising: a semiconductor substrate of a first conductivity type having a major surface and a first dopant concentration; a source region of a second conductivity type formed in the semiconductor substrate and extending from the major surface; a drain region of the second conductivity type formed in the semiconductor substrate and extending from the major surface; a channel region between the source region and the channel region; a first doped region of the first conductivity type formed in the channel region, wherein the first doped region does not directly contact the source region, the drain region, and the major surface, and wherein the first doped region has a second dopant concentration higher than the first dopant concentration, and wherein the source and drain regions are are formed without lightly doped extension regions; an insulated gate structure formed contiguous with the channel region, wherein the insulated gate structure overlaps a portion of the source region and a portion of the drain region; a first electrode coupled to the source region; and a second electrode coupled to the drain region.
Claim 9
Dependent Claim 184 words
A bi-directional insulated gate FET structure comprising: a semiconductor substrate of a first conductivity type having a major surface and a first dopant concentration; a source region of a second conductivity type formed in the semiconductor substrate and extending from the major surface; a drain region of the second conductivity type formed in the semiconductor substrate and extending from the major surface; a channel region between the source region and the channel region; a first doped region of the first conductivity type formed in the channel region, wherein the first doped region does not directly contact the source region, the drain region, and the major surface, and wherein the first doped region has a second dopant concentration higher than the first dopant concentration, and wherein the source and drain regions are are formed without lightly doped extension regions; an insulated gate structure formed contiguous with the channel region, wherein the insulated gate structure overlaps a portion of the source region and a portion of the drain region; a first electrode coupled to the source region; and a second electrode coupled to the drain region.
Claim 10
Dependent Claim 18 words
The structure of claim 7 wherein the first dopant concentration is less than 2.0×10 16 atoms/cm 3 .
Claim 11
Dependent Claim 29 words
The structure of claim 7 wherein the insulated gate structure includes a gate dielectric layer having a thickness in a range from about 30 angstroms to about 100 angstroms.
Claim 12
Dependent Claim 19 words
The structure of claim 7 wherein the first conductivity type is p-type and the second conductivity type is n-type.
Claim 13
Dependent Claim 169 words
A bi-directional IGFET device including a source region, a drain region, a gate structure, and a first doped region, wherein the source region and the drain region are formed in a first conductivity type semiconductor layer, and wherein the source and drain regions extend from a major surface of the semiconductor layer and are of a second conductivity type, and wherein the source and drain regions are separated from each other to provide a channel region, and wherein the source and drain regions are formed absent lightly doped extension regions, and wherein the gate structure is adjacent the channel region, and wherein the gate structure overlaps a portion of the source and drain regions, and wherein the first doped region is of the first conductivity type and is formed within the channel region, and wherein the first doped region is spaced apart from the source region, the drain region, and the major surface, and wherein the source region and the drain region are self-aligned to the first doped region.
Claim 14
Dependent Claim 169 words
A bi-directional IGFET device including a source region, a drain region, a gate structure, and a first doped region, wherein the source region and the drain region are formed in a first conductivity type semiconductor layer, and wherein the source and drain regions extend from a major surface of the semiconductor layer and are of a second conductivity type, and wherein the source and drain regions are separated from each other to provide a channel region, and wherein the source and drain regions are formed absent lightly doped extension regions, and wherein the gate structure is adjacent the channel region, and wherein the gate structure overlaps a portion of the source and drain regions, and wherein the first doped region is of the first conductivity type and is formed within the channel region, and wherein the first doped region is spaced apart from the source region, the drain region, and the major surface, and wherein the source region and the drain region are self-aligned to the first doped region.

References Cited (Backward Citations)

US4371955A Cited
US4697198A Cited
US5021845A Cited
US5463241A Cited
US5395773A Cited
US5413949A Cited
US5512770A Cited
US5434093A Cited
US5429956A Cited
US5489543A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-01-26 2001-07-28 2002-01-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-01-26 2005-07-28 2006-01-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-01-26 2009-07-28 2010-01-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag