US5708304A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Mitsubishi Electric Corp
•
Filing: 1996-09-05
•
Granted: 1998-01-13
•
Expires: 2016-09-05
Abstract
Abstract A semiconductor device is reduced in size and has a highly warp resistant structure. A sealing resin formed by transfer molding covers a whole semiconductor chip including pad electrodes, connecting bumps, an upper surface of a wiring board including a plurality of chip connecting patterns, a side surface of the wiring board, and a peripheral area of a lower surface of the wiring board surrounding an area where external electrode portions are located. The wiring board is substantially coextensive in an area with the semiconductor chip in plan configuration. The area occupied by the external electrode portions is smaller than the area occupied by the chip connecting patterns.
Inventors
- 👤 Yoshihiro Tomita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 14:37
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/701; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; H10W72/50; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/884; H10W74/15; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
201 words
A semiconductor device comprising: a semiconductor chip having first and second major surfaces, and a plurality of pad electrodes on the second major surface; a wiring board having first and second major surfaces, the second major surface of said semiconductor chip facing the first major surface of said wiring board, said wiring board including a plurality of chip connecting patterns arranged on the first major surface of said wiring board in a first array having a first outer dimension extending from one outside edge of said first array to another, opposite outside edge of said first array, and a plurality of external electrode portions arranged on the second major surface of said wiring board in a second array having a second outer dimension extending from one outside edge of said second array to another, opposite outside edge of said second array, respective chip connecting patterns being electrically connected to corresponding external electrode portions and electrically connected to corresponding pad electrodes; and a resin covering said semiconductor chip including said plurality of pad electrodes, and the first major surface of said wiring board including said plurality of chip connecting patterns, wherein the second outer dimension is smaller than the first outer dimension.
Claim 2
Dependent Claim
201 words
A semiconductor device comprising: a semiconductor chip having first and second major surfaces, and a plurality of pad electrodes on the second major surface; a wiring board having first and second major surfaces, the second major surface of said semiconductor chip facing the first major surface of said wiring board, said wiring board including a plurality of chip connecting patterns arranged on the first major surface of said wiring board in a first array having a first outer dimension extending from one outside edge of said first array to another, opposite outside edge of said first array, and a plurality of external electrode portions arranged on the second major surface of said wiring board in a second array having a second outer dimension extending from one outside edge of said second array to another, opposite outside edge of said second array, respective chip connecting patterns being electrically connected to corresponding external electrode portions and electrically connected to corresponding pad electrodes; and a resin covering said semiconductor chip including said plurality of pad electrodes, and the first major surface of said wiring board including said plurality of chip connecting patterns, wherein the second outer dimension is smaller than the first outer dimension.
Claim 3
Dependent Claim
31 words
The semiconductor device of claim 1 comprising: a plurality of connecting electrodes directly and respectively connected to corresponding pad electrodes, and respective chip connecting patterns directly connected to corresponding connecting electrodes.
Claim 4
Dependent Claim
262 words
The A semiconductor device comprising; a semiconductor chip having first and second major surfaces, and a plurality of pad electrodes on the first major surface; a wiring board having first and second major surfaces, the second major surface of said semiconductor chip facing the first major surface of said wiring board, said wiring board including a plurality of chip connecting patterns on the first major surface of said wiring board, surrounding said semiconductor chip, and arranged in a first array having a first outer dimension extending from one outside edge of said first array to another, opposite outside edge of said first array, and a plurality of external electrode portions arranged on the second major surface of said wiring board in a second array having a second outer dimension extending from one outside edge of said second array to another, opposite outside edge of said second array, respective chip connecting patterns being electrically connected to corresponding external electrode portions and electrically connected to corresponding pad electrodes by bonded metal wires bonded to corresponding pads a respective wire bonding points; and a resin covering said semiconductor chip including said plurality of pad electrodes, the first major surface of said wiring board including said plurality of chip connecting patterns, and the bonded metal wires, wherein the second outer dimension is smaller than the first outer dimension, and a distance between an end of said wiring board and a wire bonding point nearest that end is shorter than a distance between that end of said wiring board and the external electrode portion nearest that end.
Claim 5
Dependent Claim
262 words
The A semiconductor device comprising; a semiconductor chip having first and second major surfaces, and a plurality of pad electrodes on the first major surface; a wiring board having first and second major surfaces, the second major surface of said semiconductor chip facing the first major surface of said wiring board, said wiring board including a plurality of chip connecting patterns on the first major surface of said wiring board, surrounding said semiconductor chip, and arranged in a first array having a first outer dimension extending from one outside edge of said first array to another, opposite outside edge of said first array, and a plurality of external electrode portions arranged on the second major surface of said wiring board in a second array having a second outer dimension extending from one outside edge of said second array to another, opposite outside edge of said second array, respective chip connecting patterns being electrically connected to corresponding external electrode portions and electrically connected to corresponding pad electrodes by bonded metal wires bonded to corresponding pads a respective wire bonding points; and a resin covering said semiconductor chip including said plurality of pad electrodes, the first major surface of said wiring board including said plurality of chip connecting patterns, and the bonded metal wires, wherein the second outer dimension is smaller than the first outer dimension, and a distance between an end of said wiring board and a wire bonding point nearest that end is shorter than a distance between that end of said wiring board and the external electrode portion nearest that end.
Claim 6
Dependent Claim
18 words
The semiconductor device of claim 3, wherein said semiconductor chip contacts and is bonded to said wiring board.
Claim 7
Dependent Claim
14 words
The semiconductor device of claim 2, wherein said resin is formed by transfer molding.
Claim 8
Dependent Claim
77 words
The semiconductor device of claim 5, wherein a distance between an end of said wiring board and the outside edge of said first array is shorter than a distance between the end of said wiring board and the outside edge of said second array, and wherein said resin extends from a side surface of said wiring board and covers a part of the second major surface of said wiring board except where said second array is located.
Claim 9
Dependent Claim
42 words
The semiconductor device of claim 6, wherein each of said plurality of external electrode portions comprises: a conductive pattern connected directly to the second major surface of said wiring board; and a substantially spherical external electrode connected directly to said conductive pattern.
Claim 10
Dependent Claim
20 words
The semiconductor device of claim 6, wherein each of said plurality of external electrode portions includes a branch-like connecting pin.
Claim 11
Dependent Claim
14 words
The semiconductor device of claim 3, wherein said resin is formed by transfer molding.
Claim 12
Dependent Claim
77 words
The semiconductor device of claim 9, wherein a distance between an end of said wiring board and the outside edge of said first array is shorter than a distance between the end of said wiring board and the outside edge of said second array, and wherein said resin extends from a side surface of said wiring board and covers a part of the second major surface of said wiring board except where said second array is located.
Claim 13
Dependent Claim
42 words
The semiconductor device of claim 10, wherein each of said plurality of external electrode portions comprises: a conductive pattern connected directly to the second major surface of said wiring board; and a substantially spherical external electrode connected directly to said conductive pattern.
Claim 14
Dependent Claim
20 words
The semiconductor device of claim 10, wherein each of said plurality of external electrode portions includes a branch-like connecting pin.
References Cited (Backward Citations)
US4641176A
Cited
US4691225A
Cited
US5399903A
Cited
US5461197A
Cited
WO1992020097A1
Cited
US5557150A
Cited
EP0582052A1
Cited
US5535101A
Cited
US5440169A
Cited
US5565709A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-12 | 2001-07-14 | 2002-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-12 | 2005-07-14 | 2006-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-12 | 2009-07-14 | 2010-01-13 | $7700.00 | Window Closed / Lapsed |