US5701094A — Logic circuits for wave pipelining

Claim 1

Independent Claim 117 words

A logic circuit comprising: a first dual-rail input that receives a first dual-rail input logic signal; a second dual-rail input that receives a second dual-rail input logic signal; combinatorial logic, coupled to the first and second dual-rail inputs, that generates a logical combination of said first and second input logic signals; and driver circuitry coupled to said combinatorial logic, said driver circuitry providing an amplified first output signal and an amplified second output signal that is a logical complement of said first output signal; and wherein each one of a plurality of paths to said first output signal and said second output signal from said first input signal and said second input signal have substantially equal delays.

Claim 2

Dependent Claim 117 words

A logic circuit comprising: a first dual-rail input that receives a first dual-rail input logic signal; a second dual-rail input that receives a second dual-rail input logic signal; combinatorial logic, coupled to the first and second dual-rail inputs, that generates a logical combination of said first and second input logic signals; and driver circuitry coupled to said combinatorial logic, said driver circuitry providing an amplified first output signal and an amplified second output signal that is a logical complement of said first output signal; and wherein each one of a plurality of paths to said first output signal and said second output signal from said first input signal and said second input signal have substantially equal delays.

Claim 3

Dependent Claim 144 words

The logic circuit according to claim 1 wherein said combinatorial logic performs a logic function, the logic function having a logic map, the logic map having map cells, the map being divided into pairs of map cells, the circuit comprising: a transmission gate, coupled between an input and the driver circuitry, for each one, if any, of the pairs of map cells that has one high value and one low value; a pull transistor, coupled between a fixed logic level and the driver circuitry, for each one, if any, of the pairs of map cells having cell values within the pair that are equal; and wherein electrical properties of the pull transistor and the transmission gate are predetermined relative one to another in order to provide each one of the plurality of paths substantially uniform overall gate delay substantially independent of input transition pattern.

Claim 4

Dependent Claim 32 words

The circuit according to claim 2, wherein the map cells are cells in a Karnaugh map, and wherein the pairs of map cells are pairs of adjacent cells in the Karnaugh map.

Claim 5

Dependent Claim 45 words

The circuit according to claim 2, wherein the pull transistor implemented for each one, if any, of the pairs of map cells having values that are equal includes a pull-up transistor if both values are high and a pull-down transistor if both values are low.

Claim 6

Dependent Claim 73 words

The circuit according to claim 2, wherein: a ratio of an N-type transistor size to a P-type transistor size of a first transmission gate provides substantially equal rise and fall times of the transmission gate; and a ratio of a size of the first transmission gate size to a size of a corresponding first pull transistor provides substantially equal rise and fall times of the first transmission gate and the first pull transistor.

Claim 7

Dependent Claim 111 words

The circuit according to claim 2, wherein, for the transmission gate, if any, a first terminal of the transmission gate is coupled to a first input signal, a second terminal of the transmission gate is coupled to the driver circuitry, and a gate is coupled to a second input signal; and for the pull transistor, if any, a first terminal is coupled to a logic level, a second terminal is coupled to the driver circuitry, and a gate is coupled to a third input signal; and wherein each one of the plurality of paths passes through the driver circuitry and one or more of the transmission gate and the pull transistor.

Claim 8

Dependent Claim 91 words

The logic circuit according to claim 1 wherein said combinatorial logic performs an AND, NAND, OR, and/or NOR logic function, the combinatorial logic further comprising: two transmission gates, each coupled between an input and the driver circuitry; and two pull transistors, each coupled between a fixed logic level and the driver circuitry, wherein electrical properties of the pull transistors and the transmission gates are predetermined relative one to another in order to provide each one of the plurality of paths substantially uniform overall gate delay substantially independent of input transition pattern.

Claim 9

Dependent Claim 71 words

The logic circuit according to claim 1 wherein said combinatorial logic performs an multiplexer, XOR, and/or XNOR logic function, the combinatorial logic further comprising: two transmission gates, each coupled between an input and the driver circuitry; wherein electrical properties of the transmission gates are predetermined relative one to another in order to provide each one of the plurality of paths substantially uniform overall gate delay substantially independent of input transition pattern.

Claim 10

Dependent Claim 151 words

The logic circuit according to claim 1 wherein said combinatorial logic comprises: a first transmission gate having a first terminal coupled to a first input signal, a second terminal coupled to a first internal node, said first transmission gate controlled by a second input signal; a first transistor having a first terminal coupled to a logic level, a second terminal coupled to said first internal node, said first transistor controlled by said second input signal; a second transmission gate having a first terminal coupled to a logical complement of said first input signal, a second terminal coupled to a second internal node, said second transmission gate controlled by said second input signal; and a second transistor having a first terminal coupled to a logical complement of said logic level, a second terminal coupled to said second internal node, said second transistor controlled by a logical complement of said second input signal.

Claim 11

Independent Claim 196 words

A method for using a plurality of complementary field-effect transistor (FET) logic gate circuits each having a delay substantially the same as the delay of the others and substantially independent of input transition pattern for use in wave pipelining, each circuit having a first pull transistor having a first channel type, a first transmission gate comprising an N-type FET and a P-type FET and a second pull transistor having a second channel type, the second channel type complementary to the first channel type, and a second transmission gate comprising an N-type FET and a P-type FET, the method comprising the steps: generating a first dual-rail input signal, the first input signal including a true and a complementary signal that switch substantially simultaneously with one another; generating a second dual-rail input signal, the second input signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the first signal and the second signal to a first one of the logic gate circuits; and generating a first dual-rail output signal using the first logic-gate circuit, the first output signal including a true and a complementary signal that switch substantially simultaneously with one another.

Claim 12

Independent Claim 196 words

A method for using a plurality of complementary field-effect transistor (FET) logic gate circuits each having a delay substantially the same as the delay of the others and substantially independent of input transition pattern for use in wave pipelining, each circuit having a first pull transistor having a first channel type, a first transmission gate comprising an N-type FET and a P-type FET and a second pull transistor having a second channel type, the second channel type complementary to the first channel type, and a second transmission gate comprising an N-type FET and a P-type FET, the method comprising the steps: generating a first dual-rail input signal, the first input signal including a true and a complementary signal that switch substantially simultaneously with one another; generating a second dual-rail input signal, the second input signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the first signal and the second signal to a first one of the logic gate circuits; and generating a first dual-rail output signal using the first logic-gate circuit, the first output signal including a true and a complementary signal that switch substantially simultaneously with one another.

Claim 13

Dependent Claim 30 words

The method according to claim 10, wherein the step of generating a first dual-rail input signal comprises the step of generating the first dual-raft input signal from a single-rail signal.

Claim 14

Dependent Claim 154 words

The method according to claim 11, further comprising the steps of: generating a third dual-rail input signal, the third input signal including a true and a complementary signal that switch substantially simultaneously with one another; generating a fourth dual-rail input signal, the fourth input signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the third signal and the fourth signal to a second one of the logic gate circuits; generating a second dual-rail output signal using the second logic-gate circuit, the second output signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the first output signal and the second output signal to a third one of the logic gate circuits; and generating a third dual-rail output signal using the third logic-gate circuit, the third output signal including a true and a complementary signal that switch substantially simultaneously with one another.

Claim 15

Dependent Claim 154 words

The method according to claim 10, further comprising the steps of: generating a third dual-rail input signal, the third input signal including a true and a complementary signal that switch substantially simultaneously with one another; generating a fourth dual-rail input signal, the fourth input signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the third signal and the fourth signal to a second one of the logic gate circuits; generating a second dual-rail output signal using the second logic-gate circuit, the second output signal including a true and a complementary signal that switch substantially simultaneously with one another; coupling the first output signal and the second output signal to a third one of the logic gate circuits; and generating a third dual-rail output signal using the third logic-gate circuit, the third output signal including a true and a complementary signal that switch substantially simultaneously with one another.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2000-12-22	2001-06-23	2001-12-23	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2004-12-22	2005-06-23	2005-12-23	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2008-12-22	2009-06-23	2009-12-23	$7700.00	Window Closed / Lapsed

Logic circuits for wave pipelining

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag