Patent US5680156A successfully refreshed from Google Patents.
US5680156A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory architecture for reformatting and storing display data in standard TV and HDTV systems
Assignee: Texas Instruments Inc
•
Filing: 1994-11-02
•
Granted: 1997-10-21
•
Expires: 2014-11-02
Abstract
Abstract A data reformatter/frame memory (112) for efficiently orthogonally reordering a digital data stream. The disclosed reformatter/frame memory (112) is typically used in conjunction with a display device (124) for displaying the digital data, and a display controller (132) for coordinating the transfer of data between the reformatter/frame memory (112) and the display device (124). According to one embodiment, a data reformatter for a video display system includes at least one reformatter memory plane (60). The memory plane (60) comprises an input bus, an m×n array of memory cells (80) in communication with the input bus, and an m-bit-wide output bus. The array of memory cells (80) receives and stores m n-bit-wide input data words and outputs n m-bit-wide output data words. Each of the m-bit-wide output data words is comprised of one bit from each of the m n-bit-wide input data words.
Inventors
- 👤 Robert John Gove
- 👤 Keiichiroh Abe
- 👤 Sohichiroh Kamei
- 👤 Donald B. Doherty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:18
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/015; H04N5/00; H04N5/74; H04N5/7416; H04N5/7458; G; G09; G09G; G09G3/00; G09G3/20; G09G3/2007; G09G3/2018; G09G3/2022; G09G3/2092; H04N1/00; H04N1/04; H04N1/19; H04N1/191; H04N1/192; H04N1/193; H04N1/1934
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
127 words
A data reformatter for a video display system comprising: at least one reformatter memory plane, said memory plane comprising: an n-bit-wide input bus, wherein n is greater than one; an array of memory cells in communication with said input bus, said array of memory cells comprised of m rows of n memory cells, wherein m is greater than one; and an m-bit-wide output bus in communication with each memory cell in said array of memory cells; said array of memory cells for receiving and storing m n-bit-wide input data words from said input bus, and for outputting n m-bit-wide output data words to said output data bus, wherein said m-bit-wide output data words are comprised of one bit from each of said m n-bit-wide input data words.
Claim 2
Dependent Claim
127 words
A data reformatter for a video display system comprising: at least one reformatter memory plane, said memory plane comprising: an n-bit-wide input bus, wherein n is greater than one; an array of memory cells in communication with said input bus, said array of memory cells comprised of m rows of n memory cells, wherein m is greater than one; and an m-bit-wide output bus in communication with each memory cell in said array of memory cells; said array of memory cells for receiving and storing m n-bit-wide input data words from said input bus, and for outputting n m-bit-wide output data words to said output data bus, wherein said m-bit-wide output data words are comprised of one bit from each of said m n-bit-wide input data words.
Claim 3
Dependent Claim
26 words
The data reformatter of claim 1 further comprising at least one frame memory in communication with said reformatter for storing said n m-bit output data words.
Claim 4
Dependent Claim
39 words
The data reformatter of claim 2 further comprising at least one shift register in communication with said frame memory for receiving parallel data from said frame memory and for performing a parallel to serial conversion on said parallel data.
Claim 5
Dependent Claim
19 words
The data reformatter of claim 2 further wherein said input bus is selectively in communication with said frame memory.
Claim 6
Dependent Claim
46 words
The data reformatter of claim 1 further comprising a second of said at least one memory planes, wherein the first-mentioned said memory plane receives said input data words from said input bus while the second memory plane outputs said output data words to said output bus.
Claim 7
Dependent Claim
21 words
The data reformatter of claim 1 wherein said input data words comprise n data bits representing one pixel of an image.
Claim 8
Dependent Claim
29 words
The data reformatter of claim 1 wherein said at least one reformatter memory plane further comprises: a test data path electrically connecting said input bus and said output bus.
Claim 9
Independent Claim
73 words
A method for processing video data comprising: writing m n-bit input data words into a reformatter memory, wherein n and m are greater than one; reading n m-bit output data words out of said reformatter memory, wherein said output data words are comprised of one bit from each of said input data words; writing said output data words into a frame memory; and reading said output data words out of said frame memory.
Claim 10
Independent Claim
73 words
A method for processing video data comprising: writing m n-bit input data words into a reformatter memory, wherein n and m are greater than one; reading n m-bit output data words out of said reformatter memory, wherein said output data words are comprised of one bit from each of said input data words; writing said output data words into a frame memory; and reading said output data words out of said frame memory.
Claim 11
Dependent Claim
25 words
The method of claim 8 further comprising the step of converting said video data read out of said frame memory from parallel to serial format.
Claim 12
Dependent Claim
88 words
The method of claim 8 wherein said step of reading n m-bit output data words comprises: reading n m-bit output data words out of said reformatter memory, said output data words comprised of one bit from each of said input data words, wherein the most significant bit of said output data word is from the first said input data word written to said reformatter memory, and the least significant bit of said output data word is from the last said input data word written to said reformatter memory.
Claim 13
Dependent Claim
88 words
The method of claim 8 wherein said step of reading n m-bit output data words comprises: reading n m-bit output data words out of said reformatter memory, said output data words comprised of one bit from each of said input data words, wherein the most significant bit of said output data word is from the last said input data word written to said reformatter memory, and the least significant bit of said output data word is from the first said input data word written to said reformatter memory.
Claim 14
Dependent Claim
95 words
A display system comprising: a data reformatter including an array of memory cells configured as m rows of n memory cells, wherein m and n are greater than one, said array of memory cells for receiving and storing m n-bit-wide input data words, and for outputting n m-bit-wide output data words, wherein said m-bit-wide output data words are comprised of one bit from each of said m n-bit-wide input data words; a display device for receiving said output data words; and a controller for coordinating the operation of said data reformatter and said display device.
Claim 15
Dependent Claim
95 words
A display system comprising: a data reformatter including an array of memory cells configured as m rows of n memory cells, wherein m and n are greater than one, said array of memory cells for receiving and storing m n-bit-wide input data words, and for outputting n m-bit-wide output data words, wherein said m-bit-wide output data words are comprised of one bit from each of said m n-bit-wide input data words; a display device for receiving said output data words; and a controller for coordinating the operation of said data reformatter and said display device.
References Cited (Backward Citations)
US4139839A
Cited
US4225929A
Cited
US4408197A
Cited
US4648050A
Cited
US4719628A
Cited
US4742474A
Cited
US4799056A
Cited
US4903217A
Cited
US4956708A
Cited
JPH0364795A
Cited
EP0507270A1
Cited
US5138659A
Cited
EP0530759A2
Cited
US5255100A
Cited
EP0550887A1
Cited
US5396236A
Cited
EP0655723A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-20 | 2001-04-21 | 2001-10-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-20 | 2005-04-21 | 2005-10-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-20 | 2009-04-21 | 2009-10-21 | $7700.00 | Window Closed / Lapsed |