US5677880A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory having redundancy circuit
Assignee: Hitachi Ltd
•
Filing: 1995-03-21
•
Granted: 1997-10-14
•
Expires: 2015-03-21
Abstract
Abstract In a semiconductor memory, switch circuits are provided so as to inhibit voltage and signal supplies to each of the normal memory blocks when so required. On the other hand, a ROM is provided on the chip so as to store the address of a defective memory block which consumes an excessively large stand-by current when the semiconductor memory is in the stand-by mode. The switch circuits are controlled by the output of the ROM so as to inhibit the voltage and signal supply to the defective memory block. Then, a spare memory block which is substituted for the defective normal memory block receives the voltage and signal supply.
Inventors
- 👤 Masashi Horiguchi
- 👤 Jun Etoh
- 👤 Masakazu Aoki
- 👤 Yoshinobu Nakagome
- 👤 Hitoshi Tanaka
- 👤 Kiyoo Itoh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:31
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/83; G11C29/832; G11C5/00; G11C5/14
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
129 words
A semiconductor memory comprising: a plurality of normal memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of normal memory blocks when each of said at least one of said plurality of normal memory blocks is a defective memory block, wherein each of said plurality of normal memory blocks and said spare memory block includes a sense circuit and first switch means through which a DC voltage supply is supplied to the sense circuit thereof, and wherein, in accordance with an output of said memory circuit, said first switch means of the defective memory block is turned OFF and said first switch means of said spare memory block is turned ON when the defective memory block exists.
Claim 2
Dependent Claim
129 words
A semiconductor memory comprising: a plurality of normal memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of normal memory blocks when each of said at least one of said plurality of normal memory blocks is a defective memory block, wherein each of said plurality of normal memory blocks and said spare memory block includes a sense circuit and first switch means through which a DC voltage supply is supplied to the sense circuit thereof, and wherein, in accordance with an output of said memory circuit, said first switch means of the defective memory block is turned OFF and said first switch means of said spare memory block is turned ON when the defective memory block exists.
Claim 3
Dependent Claim
70 words
A semiconductor memory according to claim 1, wherein each of said plurality of normal memory block and said spare memory block further includes second switch means through which a control signal is supplied to the sense circuit thereof, and wherein said second switch means of the defective memory block inhibits said control signal from being supplied to the sense circuit thereof in accordance with the output of said memory circuit.
Claim 4
Dependent Claim
67 words
A semiconductor memory according to claim 2, further comprising: addressing means for generating an address signal; and comparing means for comparing the output of said memory circuit with the address signal generated by said addressing means, wherein, in accordance with an output of said comparing means, said second switch means of said spare memory block permits said control signal to be supplied to the sense circuit thereof.
Claim 5
Dependent Claim
112 words
A semiconductor memory according to claim 1, wherein each of said plurality of normal memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at the intersections thereof, respectively, wherein the sense circuit of each of said plurality of normal memory blocks and said spare memory block includes a plurality of precharge circuits coupled to said plurality of data lines, respectively, and wherein each of said plurality of precharge circuits is supplied with the DC voltage supply through the first switch means associated therewith.
Claim 6
Dependent Claim
110 words
A semiconductor memory according to claim 2, wherein each of said plurality of normal memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at intersections thereof, respectively, wherein the sense circuit of each of said plurality of normal memory blocks and said spare memory block includes a plurality of sense amplifiers coupled to said plurality of data lines, respectively, and wherein each of said plurality of sense amplifiers is supplied with the control signal through the second switch means associated therewith.
Claim 7
Dependent Claim
156 words
A semiconductor memory according to claim 2, wherein each of said plurality of normal memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at intersections thereof, respectively, wherein the sense circuit of each of said plurality of normal memory blocks and said spare memory block includes a plurality of sense amplifiers and a plurality of precharge circuits in which each sense amplifier is combined with a respective precharge circuit and together are coupled to a respective one of said plurality of data lines, and wherein each of said plurality of precharge circuits is supplied with the DC voltage supply through the first switch means associated therewith and each of said plurality of sense amplifiers is supplied with the control signal through the second switch means associated therewith.
Claim 8
Dependent Claim
32 words
A semiconductor memory according to claim 6, wherein said defective memory block has a short-circuit between one of said plurality of word lines and one of said plurality of data lines thereof.
Claim 9
Dependent Claim
14 words
A semiconductor memory according to claim 7, wherein said memory circuit is a ROM.
Claim 10
Dependent Claim
32 words
A semiconductor memory according to claim 4, wherein said defective memory block has a short-circuit between one of said plurality of word lines and one of said plurality of data lines thereof.
Claim 11
Dependent Claim
14 words
A semiconductor memory according to claim 1, wherein said memory circuit is a ROM.
Claim 12
Dependent Claim
174 words
A semiconductor memory comprising: a plurality of normal memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of normal memory blocks when each of said at least one of said plurality of normal memory blocks is a defective memory block, wherein each of said plurality of normal memory blocks and said spare memory block includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines, a plurality of memory cells disposed at intersections thereof, respectively, a plate electrode for effecting one capacitor electrode associated with each of said plurality of memory cells and first switch means through which a DC voltage supply is supplied to the plate electrode, and wherein, in accordance with an output of said memory circuit, said first switch means of the defective memory block is turned OFF and said first switch means of said spare memory block is turned ON when the defective memory block exists.
Claim 13
Dependent Claim
174 words
A semiconductor memory comprising: a plurality of normal memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of normal memory blocks when each of said at least one of said plurality of normal memory blocks is a defective memory block, wherein each of said plurality of normal memory blocks and said spare memory block includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines, a plurality of memory cells disposed at intersections thereof, respectively, a plate electrode for effecting one capacitor electrode associated with each of said plurality of memory cells and first switch means through which a DC voltage supply is supplied to the plate electrode, and wherein, in accordance with an output of said memory circuit, said first switch means of the defective memory block is turned OFF and said first switch means of said spare memory block is turned ON when the defective memory block exists.
Claim 14
Dependent Claim
28 words
A semiconductor memory according to claim 11, wherein the defective memory block has a short-circuit between one of said plurality of word lines and the plate electrode thereof.
Claim 15
Dependent Claim
14 words
A semiconductor memory according to claim 11, wherein said memory circuit is a ROM.
Claim 16
Dependent Claim
14 words
A semiconductor memory according to claim 12, wherein said memory circuit is a ROM.
Claim 17
Dependent Claim
166 words
A semiconductor memory comprising: a first memory mat and a second memory mat; a sense circuit shared between said first memory mat and said second memory mat; a first switch circuit through which said sense circuit is coupled to said first memory mat; a second switch circuit through which said sense circuit is coupled to said second memory mat; a third switch circuit through which a first DC voltage supply is supplied to said sense circuit; and a memory circuit which stores the address of at least one of said first and second memory mats when said at least one of first and second memory mats is a defective memory mat, wherein said first switch circuit is turned OFF when said first memory mat is defective, said second switch circuit is turned OFF when said second memory mat is defective, and said third switch circuit is turned OFF when said first and second memory mats are defective in accordance with an output of said memory circuit.
Claim 18
Dependent Claim
166 words
A semiconductor memory comprising: a first memory mat and a second memory mat; a sense circuit shared between said first memory mat and said second memory mat; a first switch circuit through which said sense circuit is coupled to said first memory mat; a second switch circuit through which said sense circuit is coupled to said second memory mat; a third switch circuit through which a first DC voltage supply is supplied to said sense circuit; and a memory circuit which stores the address of at least one of said first and second memory mats when said at least one of first and second memory mats is a defective memory mat, wherein said first switch circuit is turned OFF when said first memory mat is defective, said second switch circuit is turned OFF when said second memory mat is defective, and said third switch circuit is turned OFF when said first and second memory mats are defective in accordance with an output of said memory circuit.
Claim 19
Dependent Claim
85 words
A semiconductor memory according to claim 15, wherein each of said first and second memory mats includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at intersections thereof, respectively, wherein said sense circuit includes a plurality of precharge circuits coupled to said plurality of data lines, respectively, and wherein each of said plurality of precharge circuits is supplied with said first DC voltage supply.
Claim 20
Dependent Claim
31 words
A semiconductor memory according to claim 16, wherein said defective memory mat has a short-circuit between one of said plurality of word lines and one of said plurality of data lines.
Claim 21
Dependent Claim
128 words
A semiconductor memory according to claim 15, wherein each of said first and second memory mats includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines, a plurality of memory cells disposed at intersections thereof, respectively, a plate electrode for effecting one capacitor electrode associated with each of said plurality of memory cells and a fourth switch circuit through which a second DC voltage supply is supplied to the plate electrode, and wherein said fourth switch circuit of said at least one of said first and second memory mats is turned OFF in accordance with an output of said memory circuit when said at least one of said first and second memory mats is defective.
Claim 22
Dependent Claim
28 words
A semiconductor memory according to claim 18, wherein said defective memory mat has a short-circuit between one of said plurality of word lines and the plate electrode thereof.
Claim 23
Dependent Claim
14 words
A semiconductor memory according to claim 15, wherein said memory circuit is a ROM.
Claim 24
Dependent Claim
26 words
A semiconductor memory according to claim 15, wherein each of said first and second memory mats includes a plurality of one-transistor and one-capacitor type memory cells.
Claim 25
Dependent Claim
126 words
A semiconductor memory comprising: a plurality of memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of memory blocks when each of said at least one of said plurality of memory blocks is a defective memory block, wherein each of said plurality of memory blocks and said spare memory block includes a sense circuit and a first switch circuit through which a DC voltage supply is supplied to the sense circuit thereof, and wherein, in accordance with an output of said memory circuit, said first switch circuit of the defective memory block is turned OFF and said first switch circuit of said spare memory block is turned ON when the defective memory block exists.
Claim 26
Dependent Claim
126 words
A semiconductor memory comprising: a plurality of memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of memory blocks when each of said at least one of said plurality of memory blocks is a defective memory block, wherein each of said plurality of memory blocks and said spare memory block includes a sense circuit and a first switch circuit through which a DC voltage supply is supplied to the sense circuit thereof, and wherein, in accordance with an output of said memory circuit, said first switch circuit of the defective memory block is turned OFF and said first switch circuit of said spare memory block is turned ON when the defective memory block exists.
Claim 27
Dependent Claim
76 words
A semiconductor memory according to claim 22, wherein each of said plurality of memory blocks and said spare memory block further includes a second switch circuit through which a control signal is supplied to the sense circuit thereof, and wherein, in accordance with an output of said memory circuit, said second switch circuit of the defective memory block inhibits said control signal from being supplied to the sense circuit thereof when the defective memory block exists.
Claim 28
Dependent Claim
108 words
A semiconductor memory according to claim 23, further comprising: an address buffer circuit which receives an external address signal; and a comparator circuit having a first input node connected to an output of said address buffer, a second input node connected to the output of said memory circuit, and a first output node connected to a control node of said second switch circuit of said spare memory block, wherein said second switch circuit of said spare memory block permits said control signal to be supplied to the sense circuit thereof when said comparator circuit detects that the logical levels of said first and second input nodes are equal.
Claim 29
Dependent Claim
110 words
A semiconductor memory according to claim 22, wherein each of said plurality of memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at the intersections thereof, respectively, wherein the sense circuit of each of said plurality of memory blocks and said spare memory block includes a plurality of precharge circuits coupled to said plurality of data lines, respectively, and wherein each of said plurality of precharge circuits is supplied with the DC voltage supply through the first switch circuit associated therewith.
Claim 30
Dependent Claim
122 words
A semiconductor memory according to claim 23, wherein each of said plurality of memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at intersections thereof, respectively, wherein the sense circuit of each of said plurality of memory blocks and said spare memory block includes a plurality of sense amplifiers coupled to said plurality of data lines, respectively, and a sense amplifier drive circuit connected to said plurality of sense amplifiers, and wherein the activation of said sense amplifier drive circuit is controlled by the control signal through the second switch circuit associated therewith.
Claim 31
Dependent Claim
157 words
A semiconductor memory according to claim 23, wherein each of said plurality of memory blocks and said spare memory block further includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines and a plurality of memory cells disposed at intersections thereof, respectively, wherein the sense circuit of each of said plurality of memory blocks and said spare memory block includes a plurality of sense amplifiers, a sense amplifier drive circuit connected to said plurality of sense amplifiers, and a plurality of precharge circuits in which each sense amplifier is combined with a respective precharge circuit and together are connected to a respective one of said plurality of data lines, and wherein the activation of each of said plurality of precharge circuits and said sense amplifier drive circuit of a sense circuit are controlled by the control signal through the second switch circuit associated therewith.
Claim 32
Dependent Claim
32 words
A semiconductor memory according to claim 27, wherein said defective memory block has a short-circuit between one of said plurality of word lines and one of said plurality of data lines thereof.
Claim 33
Dependent Claim
14 words
A semiconductor memory according to claim 28, wherein said memory circuit is a ROM.
Claim 34
Dependent Claim
32 words
A semiconductor memory according to claim 25, wherein said defective memory block has a short-circuit between one of said plurality of word lines and one of said plurality of data lines thereof.
Claim 35
Dependent Claim
14 words
A semiconductor memory according to claim 32, wherein said memory circuit is a ROM.
Claim 36
Dependent Claim
171 words
A semiconductor memory comprising: a plurality of memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of memory blocks when each of said at least one of said plurality of memory blocks is a defective memory block, wherein each of said plurality of memory blocks and said spare memory block includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines, a plurality of memory cells disposed at intersections thereof, respectively, a plate electrode for effecting one capacitor electrode associated with each of said plurality of memory cells and a first switch circuit through which a DC voltage supply is supplied to the plate electrode, and wherein, in accordance with an output of said memory circuit, said first switch circuit of the defective memory block is turned OFF and said first switch circuit of said spare memory block is turned ON when the defective memory block exists.
Claim 37
Dependent Claim
171 words
A semiconductor memory comprising: a plurality of memory blocks; a spare memory block; and a memory circuit which stores the address of at least one of said plurality of memory blocks when each of said at least one of said plurality of memory blocks is a defective memory block, wherein each of said plurality of memory blocks and said spare memory block includes a plan view layout arrangement having a plurality of data lines, a plurality of word lines intersecting said plurality of data lines, a plurality of memory cells disposed at intersections thereof, respectively, a plate electrode for effecting one capacitor electrode associated with each of said plurality of memory cells and a first switch circuit through which a DC voltage supply is supplied to the plate electrode, and wherein, in accordance with an output of said memory circuit, said first switch circuit of the defective memory block is turned OFF and said first switch circuit of said spare memory block is turned ON when the defective memory block exists.
Claim 38
Dependent Claim
28 words
A semiconductor memory according to claim 32, wherein the defective memory block has a short-circuit between one of said plurality of word lines and the plate electrode thereof.
Claim 39
Dependent Claim
14 words
A semiconductor memory according to claim 33, wherein said memory circuit is a ROM.
Claim 40
Dependent Claim
14 words
A semiconductor memory according to claim 32, wherein said memory circuit is a ROM.
References Cited (Backward Citations)
US3755791A
Cited
US4750158A
Cited
US4675849A
Cited
US4656610A
Cited
US4727516A
Cited
US4614881A
Cited
US4604730A
Cited
US4688219A
Cited
US4796233A
Cited
US4783781A
Cited
US4908798A
Cited
US5265055A
Cited
US5193071A
Cited
US5315551A
Cited
US5323348A
Cited
US5262993A
Cited
US5402376A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-13 | 2001-04-14 | 2001-10-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-13 | 2005-04-14 | 2005-10-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-13 | 2009-04-14 | 2009-10-14 | $7700.00 | Window Closed / Lapsed |