US5677569A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor multi-package stack
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-10-27
•
Granted: 1997-10-14
•
Expires: 2015-10-27
Abstract
Abstract A stacked semiconductor multi-package including a plurality of individual semiconductor chip packages stacked over one another. The individual packages have a substrate provided with a plurality of bonding pads, electrode pads electrically connected to the bonding pads through wires, and chips attached to upper and lower surfaces of the substrate. A paddles lead frame is provided onto which the individual packages are attached to upper and lower surfaces thereof, and variants thereof. For these packages, since individual packages are mounted on upper and lower surfaces of a single printed circuit board or lead frame, the mounting density can be significantly increased and their production can be simplified.
Inventors
- 👤 Ki Won Choi
- 👤 Seung Kon Mok
- 👤 Seung Ho Ahn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:12
CPC Classifications
H; H10; H10W; H10W90/00; H10W70/00; H10W70/01; H10W70/04; H10W70/048; H10W72/00; H10W72/01; H10W72/012; H10W72/015; H10W74/00; H10W74/01; H10W70/40; H10W70/60; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/834; H10W90/20; H10W90/22; H10W90/288; H10W90/291; H10W90/297; H10W90/701; H10W90/721; H10W90/722; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
155 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads; at least one semiconductor chip attached on each said surface; each semiconductor chip having electrode pads; wires electrically connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a padless lead frame having an upper surface and a lower surface; said individual semiconductor chip packages being arranged in a single stack which also includes said padless lead frame as respective stack members; all of said semiconductor chip packages in said single stack facing a same direction; and all of said individual semiconductor chip packages being electrically connected to said padless lead frame; and means physically securing adjoining upper and lower surfaces of said stack members to one another.
Claim 2
Dependent Claim
155 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads; at least one semiconductor chip attached on each said surface; each semiconductor chip having electrode pads; wires electrically connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a padless lead frame having an upper surface and a lower surface; said individual semiconductor chip packages being arranged in a single stack which also includes said padless lead frame as respective stack members; all of said semiconductor chip packages in said single stack facing a same direction; and all of said individual semiconductor chip packages being electrically connected to said padless lead frame; and means physically securing adjoining upper and lower surfaces of said stack members to one another.
Claim 3
Dependent Claim
45 words
The semiconductor multi-package stack of claim 1, wherein: said padless lead frame is incorporated in said stack between two of said individual semiconductor chip packages; and said means physically securing said two of said individual semiconductor chip packages to said padless lead frame is solder.
Claim 4
Dependent Claim
21 words
The semiconductor multi-package stack of claim 1, wherein: all of said individual semiconductor chip packages are substantially identical to one another.
Claim 5
Dependent Claim
28 words
The semiconductor multi-package stack of claim 1, wherein: said means physically securing adjoining upper and lower surfaces of said individual semiconductor chip packages to one another are bumps.
Claim 6
Dependent Claim
172 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a lead frame having an upper surface and a lower surface and having inner and outer leads; a semiconductor chip provided with a plurality of electrode pads; said semiconductor chip being adhered by a layer of adhesive facewise onto a respective one said surface of said lead frame; means electrically connecting respective of said inner leads to respective of said electrode pads; said individual semiconductor chip packages being arranged in a single stack as stack members; all of said semiconductor chip packages in said single stack facing a same direction; a single base lead frame having a plurality of inner leads and outer leads, said inner leads of said single base lead frame being electrically connected to respective outer leads of each said individual semiconductor chip package lead frame; and a molding compound encapsulating said stack members and said single base lead frame except for said outer leads of said single base lead frame.
Claim 7
Dependent Claim
172 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a lead frame having an upper surface and a lower surface and having inner and outer leads; a semiconductor chip provided with a plurality of electrode pads; said semiconductor chip being adhered by a layer of adhesive facewise onto a respective one said surface of said lead frame; means electrically connecting respective of said inner leads to respective of said electrode pads; said individual semiconductor chip packages being arranged in a single stack as stack members; all of said semiconductor chip packages in said single stack facing a same direction; a single base lead frame having a plurality of inner leads and outer leads, said inner leads of said single base lead frame being electrically connected to respective outer leads of each said individual semiconductor chip package lead frame; and a molding compound encapsulating said stack members and said single base lead frame except for said outer leads of said single base lead frame.
Claim 8
Dependent Claim
25 words
The semiconductor multi-package stack of claim 5, wherein: all of said semiconductor chips face downwards, towards said outer leads of said single base lead frame.
Claim 9
Dependent Claim
19 words
The semiconductor multi-package stack of claim 5, wherein: said inner leads of said single base lead frame are T-shaped.
Claim 10
Dependent Claim
29 words
The semiconductor multi-package stack of claim 5, further including: at least one heat sink joined to at lest one of said outer leads of said single base lead frame.
Claim 11
Dependent Claim
34 words
The semiconductor multi-chip package stack of claim 5, wherein: said inner leads of said single base lead frame and said outer leads of said individual semiconductor chip package lead frames having complementary interfitting shapes.
Claim 12
Dependent Claim
214 words
A dual semiconductor multi-package stack, comprising: two semiconductor multi-package stacks, each comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a lead frame having an upper surface and a lower surface and having inner and outer leads; a semiconductor chip provided with a plurality of electrode pads; said semiconductor chip being adhered by a layer of adhesive facewise onto a respective one said surface of said lead frame; means electrically connecting respective of said inner leads to respective of said electrode pads; said individual semiconductor chip packages being arranged in a single stack as stack members; all of said semiconductor chip packages in said single stack facing a same direction; a single base lead frame having a plurality of inner leads and outer leads said inner leads of said single base lead frame being electrically connected to respective outer leads of each said individual semiconductor chip package lead frame; and a molding compound encapsulating said stack members and said single base lead frame except for said outer leads of said single base lead frame; said two semiconductor multi-package stacks being stacked on one another to provide a single stack thereof; and means electrically connecting respective outer leads of said single base lead frames of said two semiconductor multi-package stacks.
Claim 13
Dependent Claim
214 words
A dual semiconductor multi-package stack, comprising: two semiconductor multi-package stacks, each comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a lead frame having an upper surface and a lower surface and having inner and outer leads; a semiconductor chip provided with a plurality of electrode pads; said semiconductor chip being adhered by a layer of adhesive facewise onto a respective one said surface of said lead frame; means electrically connecting respective of said inner leads to respective of said electrode pads; said individual semiconductor chip packages being arranged in a single stack as stack members; all of said semiconductor chip packages in said single stack facing a same direction; a single base lead frame having a plurality of inner leads and outer leads said inner leads of said single base lead frame being electrically connected to respective outer leads of each said individual semiconductor chip package lead frame; and a molding compound encapsulating said stack members and said single base lead frame except for said outer leads of said single base lead frame; said two semiconductor multi-package stacks being stacked on one another to provide a single stack thereof; and means electrically connecting respective outer leads of said single base lead frames of said two semiconductor multi-package stacks.
Claim 14
Dependent Claim
163 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads on said upper surface, a plurality of wire bonding holes and a plurality of plated through holes; at least one semiconductor chip attached on said lower surface; each semiconductor chip having electrode pads; wires passing through said wire bonding holes and connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a base lead frame having inner leads and outer leads; said individual semiconductor chip packages being arranged in a single stack which also includes said base lead frame as respective stack members; and said inner leads of said base lead frame extending through respective of said plated through holes of said individual semiconductor chip packages and thereby electrically connecting with said individual semiconductor chip packages.
Claim 15
Dependent Claim
163 words
A semiconductor multi-package stack, comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads on said upper surface, a plurality of wire bonding holes and a plurality of plated through holes; at least one semiconductor chip attached on said lower surface; each semiconductor chip having electrode pads; wires passing through said wire bonding holes and connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a base lead frame having inner leads and outer leads; said individual semiconductor chip packages being arranged in a single stack which also includes said base lead frame as respective stack members; and said inner leads of said base lead frame extending through respective of said plated through holes of said individual semiconductor chip packages and thereby electrically connecting with said individual semiconductor chip packages.
Claim 16
Dependent Claim
231 words
A dual semiconductor multi-package stack, comprising: two semiconductor multi-package stacks, each comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads on said upper surface, a plurality of wire bonding holes and a plurality of plated through holes; at least one semiconductor chip attached on said lower surface; each semiconductor chip having electrode pads; wires passing through said wire bonding holes and connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a base lead frame having inner leads and outer leads; said individual semiconductor chip packages being arranged in a single stack which also includes said base lead frame as respective stack members; and said inner leads of said base lead frame extending through respective of said plated through holes of said individual semiconductor chip packages and thereby electrically connecting with said individual semiconductor chip packages; said two semiconductor multi-package stacks being stacked on one another to provide a single stack thereof; a structure incorporated in said single stack between said two semiconductor multi-package stacks; said structure having two opposite surfaces and through holes between said two opposite surfaces; and respective of said outer leads of said base lead frames being electrically interconnected via said through holes.
Claim 17
Dependent Claim
231 words
A dual semiconductor multi-package stack, comprising: two semiconductor multi-package stacks, each comprising: a plurality of individual semiconductor chip packages; each individual semiconductor chip package including a substrate having an upper surface and a lower surface; said substrate being provided with a plurality of bonding pads on said upper surface, a plurality of wire bonding holes and a plurality of plated through holes; at least one semiconductor chip attached on said lower surface; each semiconductor chip having electrode pads; wires passing through said wire bonding holes and connecting respective of the electrode pads of each semiconductor chip to respective of said bonding pads of said substrate; a base lead frame having inner leads and outer leads; said individual semiconductor chip packages being arranged in a single stack which also includes said base lead frame as respective stack members; and said inner leads of said base lead frame extending through respective of said plated through holes of said individual semiconductor chip packages and thereby electrically connecting with said individual semiconductor chip packages; said two semiconductor multi-package stacks being stacked on one another to provide a single stack thereof; a structure incorporated in said single stack between said two semiconductor multi-package stacks; said structure having two opposite surfaces and through holes between said two opposite surfaces; and respective of said outer leads of said base lead frames being electrically interconnected via said through holes.
Claim 18
Dependent Claim
34 words
The dual semiconductor multi-package stack of claim 12, further including: two layers of adhesive respectively provided on said opposite surfaces of said structure, and adhering respective of said semiconductor multi-package stacks to said structure.
Claim 19
Dependent Claim
15 words
The dual semiconductor multi-package stack of claim 12, wherein: said structure is a lead frame.
References Cited (Backward Citations)
JPS6484740A
Cited
US4996583A
Cited
US5101324A
Cited
US4996587A
Cited
US5104820A
Cited
US5332922A
Cited
US5539250A
Cited
US5299092A
Cited
US5563773A
Cited
US5241454A
Cited
JPH05283606A
Cited
JPH05343608A
Cited
US5408123A
Cited
US5473188A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-13 | 2001-04-14 | 2001-10-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-13 | 2005-04-14 | 2005-10-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-13 | 2009-04-14 | 2009-10-14 | $7700.00 | Window Closed / Lapsed |