US5668052A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing semiconductor device
Assignee: Renesas Electronics Corp
•
Filing: 1996-07-05
•
Granted: 1997-09-16
•
Expires: 2016-07-05
Abstract
Abstract According to this invention, an etching stopper film constituted by a silicon nitride film is stacked on an insulating film constituted by a silicon oxide film for protecting a wiring to prevent damage to the wiring caused by anisotropic dry etching for forming a contact hole. A resist pattern having the same shape as that of the contact hole is formed by using a reflection prevention film containing nitrogen atoms, the etching stopper film and the reflection prevention film in a contact hole formation region which contain nitrogen atoms and have equal selectivity ratios under a predetermined condition are simultaneously removed by etching, so that a semiconductor device having stable performance and simple manufacturing steps can be obtained.
Inventors
- 👤 Junko Matsumoto
- 👤 Shigenori Sakamori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:20
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10P; H10P50/00; H10P50/73; H10W20/071; H10W20/081; H10W20/40; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/948; Y10S438/952
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
168 words
A method of manufacturing a semiconductor device comprising the steps of: forming a wiring on one major surface of a semiconductor substrate; forming an insulating film covering the upper and side surfaces of said wiring; forming an etching stopper film on the entire surface of said semiconductor substrate; forming an insulating interlayer on said etching stopper film; forming a reflection prevention film on said insulating interlayer; forming a resist pattern having a pattern having the same shape as that of a contact hole on said reflection prevention film; removing said reflection prevention film and said insulating interlayer located on a contact formation region by using said resist pattern as an etching mask; removing said resist pattern and simultaneously removing said reflection prevention film and said etching stopper film on the contact formation region by etching to form a contact hole; and exposing one major surface of said semiconductor substrate of the contact hole formation region and burying a conductive material in said contact hole to form a contact.
Claim 2
Independent Claim
168 words
A method of manufacturing a semiconductor device comprising the steps of: forming a wiring on one major surface of a semiconductor substrate; forming an insulating film covering the upper and side surfaces of said wiring; forming an etching stopper film on the entire surface of said semiconductor substrate; forming an insulating interlayer on said etching stopper film; forming a reflection prevention film on said insulating interlayer; forming a resist pattern having a pattern having the same shape as that of a contact hole on said reflection prevention film; removing said reflection prevention film and said insulating interlayer located on a contact formation region by using said resist pattern as an etching mask; removing said resist pattern and simultaneously removing said reflection prevention film and said etching stopper film on the contact formation region by etching to form a contact hole; and exposing one major surface of said semiconductor substrate of the contact hole formation region and burying a conductive material in said contact hole to form a contact.
Claim 3
Dependent Claim
26 words
A method of manufacturing a semiconductor device according to claim 1, wherein said etching stopper film and said reflection prevention film includes a material containing nitrogen.
Claim 4
Dependent Claim
31 words
A method of manufacturing a semiconductor device according to claim 2, wherein said etching stopper film and said reflection prevention film have film thicknesses which are almost equal to each other.
Claim 5
Dependent Claim
42 words
A method of manufacturing a semiconductor device according to claim 3, wherein the step of forming said contact hole includes the step of simultaneously removing said reflection prevention film and said etching stopper film on the contact formation region by anisotropic etching.
Claim 6
Dependent Claim
42 words
A method of manufacturing a semiconductor device according to claim 3, wherein the step of forming said contact hole includes the step of simultaneously removing said reflection prevention film and said etching stopper film on the contact formation region by isotropic etching.
Claim 7
Dependent Claim
71 words
A method of manufacturing a semiconductor device according to claim 2, wherein when said reflection prevention film is formed to have a thickness larger than said etching stopper film, the step of forming said contact hole includes the step of simultaneously removing said reflection prevention film and most of said etching stopper film on the contact formation region by anisotropic etching and removing the remaining etching stopper film by anisotropic etching.
Claim 8
Dependent Claim
64 words
A method of manufacturing a semiconductor device according to claim 2, wherein when said reflection prevention film is formed to have a thickness larger than said etching stopper film, the step of forming said contact hole includes the step of simultaneously removing most of said reflection prevention film and said etching stopper film on the contact formation region by etching using a microloading effect.
Claim 9
Dependent Claim
52 words
A method of manufacturing a semiconductor device according to claim 2, wherein the step of forming said contact hole includes the step of simultaneously removing said reflection prevention film and said etching stopper film on the contact formation region by anisotropic etching and removing the remaining etching stopper film by anisotropic etching.
References Cited (Backward Citations)
US4892845A
Cited
US5221634A
Cited
US5169801A
Cited
US5169800A
Cited
US5466637A
Cited
US5536679A
Cited
US5534460A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-15 | 2001-03-17 | 2001-09-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-15 | 2005-03-17 | 2005-09-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-15 | 2009-03-17 | 2009-09-16 | $7700.00 | Window Closed / Lapsed |