Patent US5652462A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5652462A Expired / Lapsed US ⏱️ 0.0 years remaining

Multilevel semiconductor integrated circuit device

Assignee: Panasonic Holdings Corp
•
Filing: 1995-07-21
•
Granted: 1997-07-29
•
Expires: 2015-07-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Two modules, each of which has a plurality of memory IC chips installed therein, are stacked to form a module unit. Furthermore, a plurality of the module units are installed on a mother board so as to form a multilevel semiconductor integrated circuit device. By further stacking a specific module containing an IC chip for replacing the functions of a defective chip, a repair process can be conducted more easily and efficiently. Alternatively, instead of the module units, a plurality of TAB packages stacked in a multilayer structure are installed on the mother board. Outer leads of each of the TAB packages and terminal pads on the circuit board are respectively connected to each other in a one-to-one way. Thus, only a defective TAB package need be taken away and consequently, efficiency in the repair process further improves.

Inventors

  • 👤 Hayami Matsunaga
  • 👤 Masao Iwata
  • 👤 Yoshikazu Suehiro
  • 👤 Hideo Kurokawa
  • 👤 Izumi Okamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:38
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/688; H05; H05K; H05K1/00; H05K1/18; H05K1/181; H10W72/00; H10W90/00; H05K2201/00; H05K2201/10; H05K2201/10007; H05K2201/10159; H05K2201/10431; H05K2201/10507; H05K2201/10515; H05K2201/10613; H05K2201/10621; H05K2201/10689; H10W70/40; H10W72/60; H10W72/834; H10W90/20; Y; Y02; Y02P; Y02P70/00; Y02P70/50

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 158 words
A multilevel semiconductor integrated circuit device including a mother board on which at least one module unit is installed, said module unit including a lower module and an upper module stacked on said lower module, wherein each of said lower module and said upper module comprises: a circuit board having a first face and a second face; a plurality of semiconductor devices mounted on at least one of said first and said second faces of said circuit board; and not more than two terminal rows, including: a first terminal row for transmitting signals to or from said plurality of semiconductor devices, said first terminal row having a plurality of terminals formed along only one peripheral edge of said circuit board; and a second terminal row being electrically separate from said plurality of semiconductor devices, said second terminal row having a plurality of terminals formed along only one peripheral edge of said circuit board opposite said first terminal row.
Claim 2
Dependent Claim 158 words
A multilevel semiconductor integrated circuit device including a mother board on which at least one module unit is installed, said module unit including a lower module and an upper module stacked on said lower module, wherein each of said lower module and said upper module comprises: a circuit board having a first face and a second face; a plurality of semiconductor devices mounted on at least one of said first and said second faces of said circuit board; and not more than two terminal rows, including: a first terminal row for transmitting signals to or from said plurality of semiconductor devices, said first terminal row having a plurality of terminals formed along only one peripheral edge of said circuit board; and a second terminal row being electrically separate from said plurality of semiconductor devices, said second terminal row having a plurality of terminals formed along only one peripheral edge of said circuit board opposite said first terminal row.
Claim 3
Dependent Claim 33 words
An integrated circuit device according to claim 1, wherein at least one of said plurality of semiconductor devices of at least one of said upper and said lower modules is a memory device.
Claim 4
Dependent Claim 42 words
An integrated circuit device according to claim 1, wherein said lower module and said upper module are stacked in such a way that said second terminal row of said upper module is positioned over said first terminal row of said lower module.
Claim 5
Dependent Claim 39 words
An integrated circuit device according to claim 1, wherein each of said plurality of terminals of said upper module is electrically connected to the respective ones of said plurality of terminals of said lower module at respective corresponding positions.
Claim 6
Dependent Claim 24 words
An integrated circuit device according to claim 1, wherein said plurality of terminals of said upper and said lower modules have a rectangular shape.
Claim 7
Dependent Claim 34 words
An integrated circuit device according to claim 1, wherein said plurality of terminals of said upper module have a rectangular shape, and said plurality of terminals of said lower module have a gull-wing shape.
Claim 8
Dependent Claim 61 words
An integrated circuit device according to claim 1, wherein in at least one of said upper and said lower modules, said plurality of semiconductor devices are four semiconductor devices, said four semiconductor devices being arranged in a square area in an arrangement in which a longer peripheral edge and a shorter peripheral edge of adjacent devices are placed side by side.
Claim 9
Dependent Claim 23 words
An integrated circuit device according to claim 7, wherein at least one capacitor is installed in the center portion of said square area.
Claim 10
Dependent Claim 23 words
An integrated circuit device according to claim 1, wherein said plurality of semiconductor devices are installed on said circuit board by face-down bonding.
Claim 11
Dependent Claim 37 words
An integrated circuit device according to claim 1, wherein said plurality of semiconductor devices are attached to said circuit board by die bonding and electrically connected to a circuit pattern on said circuit board by wire bonding.
Claim 12
Dependent Claim 25 words
An integrated circuit device according to claim 1, wherein said plurality of semiconductor devices are TAB package chips fabricated into a tape carrier package structure.
Claim 13
Dependent Claim 20 words
An integrated circuit device according to claim 1, wherein said mother board comprises a male contact of a card-edge connector.
Claim 14
Dependent Claim 39 words
An integrated circuit device according to claim 1, wherein at least one of said at least one module unit comprises a driver module, said driver module comprising a driving means for re-energizing an input signal to other module units.
Claim 15
Dependent Claim 31 words
An integrated circuit device according to claim 1, wherein at least one of said at least one module unit comprises a specific semiconductor device for replacing functions of other semiconductor devices.
Claim 16
Dependent Claim 36 words
An integrated circuit device according to claim 1 further comprising an interconnection for transmitting data in a unit of a plurality of bits to or from at least one of said at least one module unit.

References Cited (Backward Citations)

JPS6318654A Cited
US4982265A Cited
US5138438A Cited
US4996583A Cited
JPH0426152A Cited
JPH0514427A Cited
US5394300A Cited
JPH06112404A Cited
US5490041A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-07-28 2001-01-27 2001-07-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-07-28 2005-01-27 2005-07-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-07-28 2009-01-27 2009-07-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag