Patent US5649164A successfully refreshed from Google Patents.
US5649164A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sets and holds in virtual time logic simulation for parallel processors
Assignee: International Business Machines Corp
•
Filing: 1994-12-30
•
Granted: 1997-07-15
•
Expires: 2014-12-30
Abstract
Abstract In an event-driven, virtual time logic simulation system, user-initiated requests for setting and holding simulated logic circuit elements are accommodated during forward simulation, rollback, and advance of system global virtual time.
Inventors
- 👤 Philip Lee Childs
- 👤 Joseph Francis Skovira
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 06:10
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
148 words
A distributed virtual time logic simulator for simulating a circuit, said simulator comprising: a plurality of processing nodes; a plurality of logic simulation program means, for executing on respective ones of said processing nodes, to simulate respective elements of the circuit, each of said logic simulation program means for executing in response to events occurring at a local virtual time, including means for receiving an input from or supplying an output to another of said processing nodes; user means for providing user inputs to said processing nodes; a plurality of forward simulation means in respective ones of said processing nodes for setting and holding respective elements of the circuit in response to events denoting setting ("set events") and holding ("hold events") in respective user inputs; and a release means for receiving a user-initiated release which releases circuit elements that have been held in response to a holding event.
Claim 2
Dependent Claim
148 words
A distributed virtual time logic simulator for simulating a circuit, said simulator comprising: a plurality of processing nodes; a plurality of logic simulation program means, for executing on respective ones of said processing nodes, to simulate respective elements of the circuit, each of said logic simulation program means for executing in response to events occurring at a local virtual time, including means for receiving an input from or supplying an output to another of said processing nodes; user means for providing user inputs to said processing nodes; a plurality of forward simulation means in respective ones of said processing nodes for setting and holding respective elements of the circuit in response to events denoting setting ("set events") and holding ("hold events") in respective user inputs; and a release means for receiving a user-initiated release which releases circuit elements that have been held in response to a holding event.
Claim 3
Dependent Claim
57 words
The distributed virtual time logic simulator of claim 1, further including: a plurality of rollback means in respective ones of said processing nodes, for retaining set events and hold events at respective processing nodes in response to rollback at said respective processing nodes which reinitiates execution of a logic simulation program means at a local virtual time.
Claim 4
Dependent Claim
81 words
The distributed virtual time logic simulation system of claim 1, further including: a plurality of global virtual time ("GVT") process means in respective ones of said processing nodes for calculating a new GVT of said virtual time logic simulator at respective ones of said processing nodes; and a plurality of GVT advance means in respective ones of said processing nodes, each GVT advance means for retaining set events and hold events which succeed a new GVT at a respective processing node.
Claim 5
Dependent Claim
81 words
The distributed virtual time logic simulation system of claim 2, further including: a plurality of global virtual time ("GVT") process means in respective ones of said processing nodes for calculating a new GVT of said virtual time logic simulator at respective ones of said processing nodes; and a plurality of GVT advance means in respective ones of said processing nodes, each GVT advance means for retaining set events and hold events which succeed a new GVT at a respective processing node.
Claim 6
Dependent Claim
47 words
The distributed virtual time logic simulator of claim 1, further including at least one user interface, each coupled to one of the plurality of forward simulation means, for receiving user inputs designating the set events and hold events, and providing such events to the forward simulation means.
Claim 7
Dependent Claim
64 words
The distributed virtual time logic simulator of claim 5, wherein the user interface produces set messages in response to user inputs designating set events, each set message including a flag field containing a set flag identifying the message as a set event, the simulator further including a routing interface coupling the user interface with the processor nodes for routing set messages to processing nodes.
Claim 8
Dependent Claim
100 words
The distributed virtual time logic simulator of claim 5, wherein the user interface produces hold and release messages in response to user inputs designating hold events, each hold and release message including a flag field, the flag field of each hold message containing a hold flag identifying the message as a hold event, and the flag field of each release message including a release flag identifying the message as a release event, the distributed virtual time logic simulator further including a routing interface coupling the user interface with the processing nodes for routing hold and release messages to processing nodes.
Claim 9
Dependent Claim
61 words
The distributed virtual time logic simulator of claim 1, wherein: each processing node of the plurality of processing nodes including an event queue for holding events in chronological order; means in each processing node for placing state events in the event queue of the processing node; each state event denoting a value for simulating a respective state element of the circuit.
References Cited (Backward Citations)
US4306286A
Cited
US4656580A
Cited
US4862347A
Cited
US5126966A
Cited
US4873656A
Cited
US5053980A
Cited
US5018089A
Cited
US4914612A
Cited
US4929940A
Cited
US5111413A
Cited
US5068812A
Cited
EP0450837A2
Cited
EP0450839A2
Cited
US5220512A
Cited
US5250943A
Cited
US5442772A
Cited
US5467462A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-14 | 2001-01-13 | 2001-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-14 | 2005-01-13 | 2005-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-14 | 2009-01-13 | 2009-07-15 | $7700.00 | Window Closed / Lapsed |