Patent US5648909A successfully refreshed from Google Patents.
US5648909A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Static timing verification in the presence of logically false paths
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-06-12
•
Granted: 1997-07-15
•
Expires: 2015-06-12
Abstract
Abstract In a method for improving a circuit having a logically false path through static analysis of a software model, a computer receives information describing the false path, determines a true path alternate to the false path, and analyses the circuit model with respect to the true path.
Inventors
- 👤 Larry L. Biro
- 👤 Joel J. Grodstein
- 👤 Jeng-Wei Pan
- 👤 Nicholas L. Rethman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 21:45
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/3312
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
59 words
A computer method for analyzing a directed graph which has a logic exclusivity path, the method comprising the steps of: receiving at a computer information describing said logic exclusivity path, determining a true path parallel to said logic exclusivity path, and analyzing said directed graph by substituting said true path for said logic exclusivity path in said directed graph.
Claim 2
Dependent Claim
59 words
A computer method for analyzing a directed graph which has a logic exclusivity path, the method comprising the steps of: receiving at a computer information describing said logic exclusivity path, determining a true path parallel to said logic exclusivity path, and analyzing said directed graph by substituting said true path for said logic exclusivity path in said directed graph.
Claim 3
Dependent Claim
73 words
A computer method for improving design of a circuit through static analysis of a computer stored model of said circuit, said circuit having a logic exclusivity path, the method comprising the steps of: receiving at a computer information describing said logic exclusivity path, determining a true path parallel to said logic exclusivity path, and analyzing said model of said circuit by substituting said true path for said logic exclusivity path during said analysis.
Claim 4
Dependent Claim
73 words
A computer method for improving design of a circuit through static analysis of a computer stored model of said circuit, said circuit having a logic exclusivity path, the method comprising the steps of: receiving at a computer information describing said logic exclusivity path, determining a true path parallel to said logic exclusivity path, and analyzing said model of said circuit by substituting said true path for said logic exclusivity path during said analysis.
Claim 5
Dependent Claim
28 words
The method of claim 2 wherein said model of said circuit comprise a plurality of nodes, and wherein some of said nodes of said plurality have multiple transitions.
Claim 6
Dependent Claim
39 words
The method of claim 2 wherein the analyzing step comprises the steps of: analyzing other paths in said model of said circuit parallel to said true path; and maintaining transitions of nodes in said other paths in a stack.
Claim 7
Dependent Claim
41 words
The method of claim 4 wherein said analyzing step further comprises substituting one of said other paths maintained in said stack as said true path in the event that it is determined that said true path is a logic exclusivity path.
Claim 8
Dependent Claim
16 words
The method of claim 2 wherein said analyzing step comprises a depth-first walk of said model.
Claim 9
Dependent Claim
18 words
The method of claim 2 wherein said logic exclusivity path is described by a user of said computer.
References Cited (Backward Citations)
US4263651A
Cited
US4870561A
Cited
US5257201A
Cited
US4947365A
Cited
US4924430A
Cited
US5257268A
Cited
US5095454A
Cited
US5081602A
Cited
US5168441A
Cited
US5355322A
Cited
US5319737A
Cited
US5440675A
Cited
US5282147A
Cited
US5305229A
Cited
US5355321A
Cited
US5448497A
Cited
US5461573A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-14 | 2001-01-13 | 2001-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-14 | 2005-01-13 | 2005-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-14 | 2009-01-13 | 2009-07-15 | $7700.00 | Window Closed / Lapsed |