Patent US5642487A successfully refreshed from Google Patents.
US5642487A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit and method of operation
Assignee: ARM Ltd
•
Filing: 1994-08-18
•
Granted: 1997-06-24
•
Expires: 2014-08-18
Abstract
Abstract An integrated circuit includes a plurality of data handling devices and a data buffer for enabling transfer of data between the internal data handling devices and one or more external data handling devices external to the integrated circuit. A controller responds to an original clock signal for supplying a clock signal to control data transfer between the data handling devices. The controller includes a delay circuit operable to delay the original clock signal to generate a delayed clock signal, and includes a selector for inhibiting operation of the delay circuit and for selecting the original clock signal for controlling data transfer from an internal data handling device to another data handling device. The selector also enables operation of the delay circuit and selects the delayed clock signal for controlling data transfer from an external data handling device to an internal data handling device.
Inventors
- 👤 David Walter Flynn
- 👤 Philip Brian Endecott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 22:09
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/10; G01; G01R; G01R31/00; G01R31/28; G01R31/30; G01R31/3016; G01R31/317; G01R31/31712; G01R31/31715; G01R31/31725; G06F1/08; G01R31/3181; G01R31/319; G01R31/3193; G01R31/31937; G06F2201/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
197 words
An integrated circuit comprising: a plurality of internal data handling devices; a data buffer for enabling transfer of data between said internal data handling devices and one or more external data handling devices external to said integrated circuit; and a controller, responsive to an original clock signal at a selected clock frequency, for supplying a clock signal to control data transfer between said data handling devices, and said controller comprising a delay circuit operable to delay said original clock signal to generate a delayed clock signal at the selected clock frequency, and a selector operable: (i) to inhibit operation of said delay circuit and to select said original clock signal for controlling data transfer from an internal data handling device to another data handling device; and (ii) to enable operation of said delay circuit and to select said delayed clock signal for controlling data transfer from an external data handling device to an internal data handling device; said selector also being operable to control a time of switching between said original clock signal and said delayed clock signal to establish at lease a predetermined minimum pulse width of clocking pulses supplied to said internal data handling devices.
Claim 2
Dependent Claim
197 words
An integrated circuit comprising: a plurality of internal data handling devices; a data buffer for enabling transfer of data between said internal data handling devices and one or more external data handling devices external to said integrated circuit; and a controller, responsive to an original clock signal at a selected clock frequency, for supplying a clock signal to control data transfer between said data handling devices, and said controller comprising a delay circuit operable to delay said original clock signal to generate a delayed clock signal at the selected clock frequency, and a selector operable: (i) to inhibit operation of said delay circuit and to select said original clock signal for controlling data transfer from an internal data handling device to another data handling device; and (ii) to enable operation of said delay circuit and to select said delayed clock signal for controlling data transfer from an external data handling device to an internal data handling device; said selector also being operable to control a time of switching between said original clock signal and said delayed clock signal to establish at lease a predetermined minimum pulse width of clocking pulses supplied to said internal data handling devices.
Claim 3
Dependent Claim
55 words
An integrated circuit according to claim 1, in which at least one of said internal data handling devices comprises programmable logic for overriding operation of said selector to enable operation of said delay circuit and to select said delayed clock signal during data transfer from an internal data handling device to another data handling device.
Claim 4
Dependent Claim
17 words
An integrated circuit according to claim 1, comprising a clock circuit for generating said original clock signal.
Claim 5
Dependent Claim
78 words
An integrated circuit according to claim 1, in which said data buffer comprises: an output data buffer operable to transfer data from an internal data handling device to an external data handling device, said output data buffer delaying transferred data by an output delay period; and an input data buffer operable to transfer data to an internal data handling device from an external data handling device, said input data buffer delaying transferred data by an input delay period.
Claim 6
Dependent Claim
65 words
An integrated circuit according to claim 4, in which said delay circuit comprises: a first delay device for delaying said original clock signal by said output delay period to generate an intermediate clock signal; and a second delay device connected to receive said intermediate clock signal and operable to delay said intermediate clock signal by said input delay period to generate said delayed clock signal.
Claim 7
Dependent Claim
31 words
An integrated circuit according to claim 5, in which said first delay device comprises an output clock buffer connected between said clock generator and an output terminal of said integrated circuit.
Claim 8
Dependent Claim
27 words
An integrated circuit according to claim 6, in which said second delay device comprises an input clock buffer connected to said output terminal of said integrated circuit.
Claim 9
Dependent Claim
26 words
An integrated circuit according to claim 5, comprising a circuit for supplying said intermediate clock signal to one or more of said external data handling devices.
Claim 10
Dependent Claim
45 words
An integrated circuit according to claim 5, comprising logic for temporarily isolating said intermediate clock signal from said second delay device; and in which said second logic device receives a test clock signal when said intermediate clock signal is isolated from said second logic device.
Claim 11
Dependent Claim
19 words
An integrated circuit according to claim 1, in which one of said internal data handling devices is a microprocessor.
Claim 12
Dependent Claim
88 words
Apparatus for testing an integrated circuit according to claim 9, said apparatus comprising: means for generating a test clock signal; means for controlling said logic to temporarily isolate said intermediate clock signal from said second delay device; means for supplying said test clock signal to said second delay device; means for initiating test data transfers to and from one or more internal data handling devices; and means for detecting a propagation delay between clock pulses of said test clock signal and data signals output by said integrated circuit.
Claim 13
Dependent Claim
24 words
Data processing apparatus comprising: an integrated circuit according to claim 1, and one or more external data handling devices connected to said integrated circuit.
Claim 14
Independent Claim
186 words
A method of operating an integrated circuit comprising a plurality of internal data handling devices, a data buffer, said data buffer enabling transfer of data between the internal data handling devices and one or more external data handling devices external to said integrated circuit, and control means, responsive to an original clock signal, for supplying a clock signal to control data transfer between said data handling devices, said control means comprising a delay circuit oeprable to delay said original clock signal to generate a delayed clock signal; said method comprising the steps of: (i) inhibiting operation of said delay circuit and selecting said original clock signal for controlling data transfer from an internal data handling device to another data handling device; and (ii) enabling operating of said delay circuit and selecting said delayed clock signal for controlling data transfer from an external data handling device to an internal data handling device for controlling a time of switching between said original clock signal and said delayed clock signal to establish at least a predetermined minimum pulse width of clocking pulses supplied to said internal data handling devices.
Claim 15
Independent Claim
186 words
A method of operating an integrated circuit comprising a plurality of internal data handling devices, a data buffer, said data buffer enabling transfer of data between the internal data handling devices and one or more external data handling devices external to said integrated circuit, and control means, responsive to an original clock signal, for supplying a clock signal to control data transfer between said data handling devices, said control means comprising a delay circuit oeprable to delay said original clock signal to generate a delayed clock signal; said method comprising the steps of: (i) inhibiting operation of said delay circuit and selecting said original clock signal for controlling data transfer from an internal data handling device to another data handling device; and (ii) enabling operating of said delay circuit and selecting said delayed clock signal for controlling data transfer from an external data handling device to an internal data handling device for controlling a time of switching between said original clock signal and said delayed clock signal to establish at least a predetermined minimum pulse width of clocking pulses supplied to said internal data handling devices.
References Cited (Backward Citations)
US3969703A
Cited
US3984812A
Cited
US4424462A
Cited
US4849702A
Cited
US4631659A
Cited
US4800304A
Cited
US5151986A
Cited
EP0362691A2
Cited
US4868522A
Cited
US5265243A
Cited
GB2236415A
Cited
US5210858A
Cited
US5418933A
Cited
US5247636A
Cited
US5481690A
Cited
US5301306A
Cited
US5239639A
Cited
US5301307A
Cited
US5416918A
Cited
EP0544164A1
Cited
US5317202A
Cited
US5479646A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-23 | 2000-12-23 | 2001-06-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-23 | 2004-12-23 | 2005-06-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-23 | 2008-12-23 | 2009-06-24 | $7700.00 | Window Closed / Lapsed |