EP0362691A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Anti-clock skew distribution apparatus
Assignee: Siemens AG
•
Filing: 1989-09-28
•
Granted: —
•
Expires: 2009-09-28
Abstract
Abstract Because of physical and electrical limitations, buffering of the clock in a data processing system often has to be provided by two different Integrated Circuit buffers. If the clock is connected in parallel to all buffer inputs (assuming that was within the clock drive capability) the outputs of one of the Integrated Circuits may be skewed or shifted in delay time relative to the outputs of the other integrated circuit, because of the differences in the buffers. Since, however, the delay times of all the buffers on each chip are nearly the same (to within a guaranteed tolerance typically) the circuit provided by this invention will give outputs all having small and predictable skews.
Inventors
- 👤 Stracey G. Lloyd
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-07 22:18
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0008; G; G06; G06F; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
234 words
In a synchronous digital data system, an anti-clock skew distribution system comprising: a first multiple-buffer integrated circuit having a maximum propagation delay of T PD1 , and with a maximum variation in the propagation delay between any two buffers of said first multiple-buffer integrated circuit, equal to K1; a second multiple-buffer integrated circuit having a maximum propagation delay, T PD2 , equal to B and with a maximum variation in the propagation delay between any two buffers of said second multiple buffer integrated circuit, equal to K2 seconds; a clock generator having a single output connected in parallel to an input of a first buffer said first integrated circuit and an input of a first buffer said second integrated circuit; a first signal connection connecting an output of said first integrated circuit first buffer to at least one other input of at least a second buffer of said second integrated circuit; and a second signal connection connecting an output of said second integrated circuit first buffer to at least one other input of at least a second buffer of said first integrated circuit; whereby in response to identical clock pulse inputs to each said first buffer inputs, a clock pulse output of said second buffer of said first integrated circuit will be skewed equal to or less than /K₁/+/K₂/ seconds of a clock pulse output of said second buffer of said second integrated circuit.
Claim 2
Dependent Claim
234 words
In a synchronous digital data system, an anti-clock skew distribution system comprising: a first multiple-buffer integrated circuit having a maximum propagation delay of T PD1 , and with a maximum variation in the propagation delay between any two buffers of said first multiple-buffer integrated circuit, equal to K1; a second multiple-buffer integrated circuit having a maximum propagation delay, T PD2 , equal to B and with a maximum variation in the propagation delay between any two buffers of said second multiple buffer integrated circuit, equal to K2 seconds; a clock generator having a single output connected in parallel to an input of a first buffer said first integrated circuit and an input of a first buffer said second integrated circuit; a first signal connection connecting an output of said first integrated circuit first buffer to at least one other input of at least a second buffer of said second integrated circuit; and a second signal connection connecting an output of said second integrated circuit first buffer to at least one other input of at least a second buffer of said first integrated circuit; whereby in response to identical clock pulse inputs to each said first buffer inputs, a clock pulse output of said second buffer of said first integrated circuit will be skewed equal to or less than /K₁/+/K₂/ seconds of a clock pulse output of said second buffer of said second integrated circuit.
Claim 3
Dependent Claim
98 words
An anti-clock skew distribution system as set forth in claim 1, whereby first and second multiple buffer integrated circuits are both quad buffers having four independent inputs and four independent outputs, and said first signal connecting means is connected to at least two otherwise unconnected buffer inputs of said second integrated circuit and said second signal connecting means is connected to at least two otherwise unconnected buffer inputs of said first integrated circuit, forming at least four twice buffered outputs that have a maximum clock skew between any two of the at least four signals of /K₁/+/K₂/ seconds.
Claim 4
Dependent Claim
99 words
An anti-clock skew distribution system as set forth in claim 1, whereby the first and second multiple buffer integrated circuits are both hex buffers having six independent inputs and six independent outputs, and said first signal connecting means is connected to at least two otherwise unconnected buffer inputs of said second integrated circuit and said second signal connecting means is connected to at least two otherwise unconnected buffer inputs of said first integrated circuit, forming at least four twice buffered outputs that have a maximum clock skew between any two of the at least four signals of /K₁/+/K₂/ seconds.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.