Patent US5629230A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5629230A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor processing method of forming field oxide regions on a semiconductor substrate utilizing a laterally outward projecting foot portion

Assignee: Toshiba Corp
•
Filing: 1995-08-01
•
Granted: 1997-05-13
•
Expires: 2015-08-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor processing method of forming a field oxide region on a semiconductor substrate includes, a) providing a patterned first masking layer over a desired active area region of a semiconductor substrate, the first masking layer having at least one side edge; b) providing a silicon sidewall spacer over the side edge of the patterned first masking layer, the silicon sidewall spacer having a laterally outward projecting foot portion; c) oxidizing the substrate and the silicon sidewall spacer to form a field oxide region on the substrate; d) stripping the first masking layer from the substrate; and e) providing a gate oxide layer over the substrate. The invention enables taking advantage of process techniques which minimize the size of field oxide bird's beaks without sacrificing upper field oxide topography.

Inventors

  • 👤 Pierre C. Fazan
  • 👤 Nanseng Jeng
  • 👤 David L. Dickerson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:29
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/61; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 338 words
A semiconductor processing method of forming at least one pair of field oxide regions on a semiconductor substrate comprising the following steps: forming a first sacrificial oxide layer over a semiconductor substrate; forming a patterned first masking layer over the first sacrificial oxide layer and over a desired active area region of the substrate, the first masking layer comprising a nitride; removing exposed portions of the first sacrificial oxide layer; after removing the exposed portions of the first sacrificial oxide layer, providing a second sacrificial oxide layer over the exposed substrate; forming a layer of silicon over the patterned first masking layer of nitride and over the second sacrificial oxide layer; forming a second masking layer over the silicon layer; removing a portion of the second masking layer to define at least one pair of second masking layer sidewall spacers over the silicon layer and to outwardly expose portions of the silicon layer, the pair of second masking layer sidewall spacers defining an interconnected pair of masked laterally opposed and laterally outward projecting foot portions of the silicon layer; after removing a portion of the second masking layer, removing the exposed portions of the silicon layer to form a pair of silicon sidewall spacers, the pair of silicon sidewall spacers having the pair of laterally opposed and laterally outward projecting foot portions; oxidizing the substrate and the silicon sidewall spacers to form at least one pair of field oxide regions on the substrate; after the oxidizing step, removing the first masking layer from the substrate; after removing the first masking layer from the substrate, removing the second sacrificial oxide layer and any remnants of the first sacrificial oxide layer from the substrate; after removing the second sacrificial oxide layer and any remnants of the first sacrificial oxide layer from the substrate, forming a third sacrificial oxide layer over the substrate; removing the third sacrificial oxide layer from the substrate; and after removing the third sacrificial oxide layer from the substrate, forming a gate oxide layer over the substrate.
Claim 2
Dependent Claim 338 words
A semiconductor processing method of forming at least one pair of field oxide regions on a semiconductor substrate comprising the following steps: forming a first sacrificial oxide layer over a semiconductor substrate; forming a patterned first masking layer over the first sacrificial oxide layer and over a desired active area region of the substrate, the first masking layer comprising a nitride; removing exposed portions of the first sacrificial oxide layer; after removing the exposed portions of the first sacrificial oxide layer, providing a second sacrificial oxide layer over the exposed substrate; forming a layer of silicon over the patterned first masking layer of nitride and over the second sacrificial oxide layer; forming a second masking layer over the silicon layer; removing a portion of the second masking layer to define at least one pair of second masking layer sidewall spacers over the silicon layer and to outwardly expose portions of the silicon layer, the pair of second masking layer sidewall spacers defining an interconnected pair of masked laterally opposed and laterally outward projecting foot portions of the silicon layer; after removing a portion of the second masking layer, removing the exposed portions of the silicon layer to form a pair of silicon sidewall spacers, the pair of silicon sidewall spacers having the pair of laterally opposed and laterally outward projecting foot portions; oxidizing the substrate and the silicon sidewall spacers to form at least one pair of field oxide regions on the substrate; after the oxidizing step, removing the first masking layer from the substrate; after removing the first masking layer from the substrate, removing the second sacrificial oxide layer and any remnants of the first sacrificial oxide layer from the substrate; after removing the second sacrificial oxide layer and any remnants of the first sacrificial oxide layer from the substrate, forming a third sacrificial oxide layer over the substrate; removing the third sacrificial oxide layer from the substrate; and after removing the third sacrificial oxide layer from the substrate, forming a gate oxide layer over the substrate.
Claim 3
Dependent Claim 14 words
The semiconductor processing method of claim 1 wherein the silicon layer predominantly comprises polysilicon.
Claim 4
Dependent Claim 18 words
The semiconductor processing method of claim 1 wherein the silicon layer predominantly comprises amorphous silicon or porous silicon.
Claim 5
Dependent Claim 15 words
The semiconductor processing method of claim 1 wherein the second masking layer comprises an oxide.
Claim 6
Dependent Claim 30 words
The semiconductor processing method of claim 1 wherein the second masking layer comprises a nitride, the method further comprising removing the second masking layer sidewall spacers before the oxidizing step.
Claim 7
Dependent Claim 23 words
The semiconductor processing method of claim 1 wherein the silicon layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 8
Dependent Claim 24 words
The semiconductor processing method of claim 1 wherein the second masking layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 9
Dependent Claim 40 words
The semiconductor processing method of claim 1 wherein the silicon layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms, and the second masking layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 10
Dependent Claim 28 words
The semiconductor processing method of claim 1 wherein the second masking layer comprises an oxide, and is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 11
Dependent Claim 47 words
The semiconductor processing method of claim 1 wherein the silicon layer comprises polysilicon and is formed to a thickness of from 200 Angstroms to 1000 Angstroms, and the second masking layer comprises an oxide and is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 12
Dependent Claim 20 words
The semiconductor processing method of claim 1 further comprising removing the second masking layer sidewall spacers before the oxidizing step.
Claim 13
Dependent Claim 33 words
The semiconductor processing method of claim 1 further comprising removing at least a portion of the second masking layer sidewall spacers, and doing so separately from and before removing the first masking layer.
Claim 14
Dependent Claim 39 words
The semiconductor processing method of claim 1 further comprising after forming the first masking layer and before forming the second sacrificial oxide layer, etching into the substrate to ultimately form the field oxide regions substantially recessed into the substrate.
Claim 15
Dependent Claim 23 words
The semiconductor processing method of claim 13 wherein the silicon layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 16
Dependent Claim 24 words
The semiconductor processing method of claim 13 wherein the second masking layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 17
Dependent Claim 40 words
The semiconductor processing method of claim 13 wherein the silicon layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms, and the second masking layer is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 18
Dependent Claim 28 words
The semiconductor processing method of claim 13 wherein the second masking layer comprises an oxide, and is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 19
Dependent Claim 47 words
The semiconductor processing method of claim 13 wherein the silicon layer comprises polysilicon and is formed to a thickness of from 200 Angstroms to 1000 Angstroms, and the second masking layer comprises an oxide and is formed to a thickness of from 200 Angstroms to 1000 Angstroms.
Claim 20
Dependent Claim 28 words
The semiconductor processing method of claim 13 further comprising removing at least a portion of the second masking layer sidewall spacers from the substrate before the oxidizing step.
Claim 21
Dependent Claim 28 words
The semiconductor processing method of claim 13 further comprising removing the second masking layer sidewall spacers, and doing so separately from and before removing the first masking layer.

References Cited (Backward Citations)

JPS5763842A Cited
JPS62296436A Cited
JPH01282839A Cited
JPH02266545A Cited
US4927780A Cited
US5374584A Cited
US5387538A Cited
US5360753A Cited
US5326715A Cited
US5393692A Cited
US5432118A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-05-12 2000-11-11 2001-05-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-05-12 2004-11-11 2005-05-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-05-12 2008-11-11 2009-05-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag