US5387538A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabrication of integrated circuit isolation structure
Assignee: Texas Instruments Inc
•
Filing: 1992-09-08
•
Granted: 1995-02-07
•
Expires: 2012-09-08
Abstract
Abstract A method for forming semiconductor device isolation structures first defines a field isolation region (66) in a semiconductor substrate (60) and then forms a seed region layer (78) for receiving a selectively grown silicon island. Next, chemical-vapor-deposited silicon dioxide spacers (82) are formed along the sidewall of field isolation region (66). A selectively grown silicon island (84) is then formed within field isolation region (66) having a sufficient thickness for filling the remainder of field isolation region (66) upon the formation of field oxide region (88). After selectively removing silicon dioxide sidewalls (82), silicon island (84) is oxidized to form field oxide region (88) that fills field isolation (66) region. Seed region insulating layers (74 and 76) separate field oxide region (88) from semiconductor substrate (60). Following the formation of field oxide region (88), the resulting wafer is available for subsequent device fabrication processing.
Inventors
- 👤 Mehrdad M. Moslehi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 08:48
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0142; H10W10/10; H10W10/17
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
123 words
A method for forming a semiconductor device isolation structure, comprising the steps of (a) forming a trench field isolation region in a semiconductor substrate; (b) forming a buffer layer within said trench field isolation region; (c) forming a seed region layer within said trench field isolation region and over said buffer layer; (d) forming a disposable sidewall spacer in said field isolation region; (e) selectively growing a semiconductor island on said seed region layer, wherein said disposable sidewall spacer limits the lateral dimensions of said semiconductor island; (f) removing said disposable sidewall spacer to create air gaps laterally adjacent said semiconductor island; and (g) oxidizing said semiconductor island to form a field oxide region separated from said semiconductor substrate by said buffer layer.
Claim 2
Independent Claim
123 words
A method for forming a semiconductor device isolation structure, comprising the steps of (a) forming a trench field isolation region in a semiconductor substrate; (b) forming a buffer layer within said trench field isolation region; (c) forming a seed region layer within said trench field isolation region and over said buffer layer; (d) forming a disposable sidewall spacer in said field isolation region; (e) selectively growing a semiconductor island on said seed region layer, wherein said disposable sidewall spacer limits the lateral dimensions of said semiconductor island; (f) removing said disposable sidewall spacer to create air gaps laterally adjacent said semiconductor island; and (g) oxidizing said semiconductor island to form a field oxide region separated from said semiconductor substrate by said buffer layer.
Claim 3
Dependent Claim
25 words
The method of claim 1, wherein said semiconductor island selectively growing step comprises the step of growing said semiconductor island from a silicon semiconductor material.
Claim 4
Dependent Claim
26 words
The method of claim 1, wherein said buffer layer forming step comprises the step of forming said buffer layer of a thermally grown silicon dioxide layer.
Claim 5
Dependent Claim
35 words
The method of claim 1, wherein said buffer layer forming step comprises the step of forming said buffer layer of a stacked structure of a silicon nitride layer on a thermally grown silicon dioxide layer.
Claim 6
Dependent Claim
26 words
The method of claim 1, wherein said seed region layer forming step comprises the step of forming said seed region layer of a polycrystalline silicon layer.
Claim 7
Dependent Claim
26 words
The method of claim 1, wherein said seed region layer forming step comprises the step of forming said seed region layer of an amorphous silicon layer.
Claim 8
Dependent Claim
23 words
The method of claim 1, wherein said oxidizing step further comprises thermally oxidizing said semiconductor island in a process ambient consisting of steam.
Claim 9
Dependent Claim
24 words
The method of claim 1, further comprising the step of performing a selective etch process on said semiconductor substrate for subsequent device fabrication processing.
Claim 10
Dependent Claim
35 words
The method of claim 1, further comprising the step of forming a silicon nitride sidewall in said field isolation region for laterally separating said sidewall spacer from said seed region layer and said buffer layer.
Claim 11
Dependent Claim
21 words
The method of claim 1, further comprising the step of forming said buffer of at least one layer of silicon dioxide.
Claim 12
Dependent Claim
28 words
The method of claim 10, further comprising the step of forming a silicon nitride layer over said trench field isolation region as part of said buffer layer structure.
Claim 13
Dependent Claim
46 words
The method of claim 1, wherein the step of forming said trench field isolation region comprises masking a predetermined portion of said semiconductor substrate and etching a first portion of a surface layer of said semiconductor substrate and unmasking said predetermined portion of said semiconductor substrate.
Claim 14
Dependent Claim
29 words
The method of claim 1, further comprising the step of implanting said trench field isolation region with a dopant to form a channel stop region within said semiconductor substrate.
Claim 15
Dependent Claim
27 words
The method of claim 1, further comprising the step of doping said semiconductor island to form a doped field oxide isolation region from said doped semiconductor island.
References Cited (Backward Citations)
JPS57211747A
Cited
US4473598A
Cited
JPS61281537A
Cited
EP0276959A2
Cited
JPH01207945A
Cited
US4847214A
Cited
US4942137A
Cited
US5183795A
Cited
JPH0497519A
Cited
US5212110A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-06 | 1998-08-08 | 1999-02-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-06 | 2002-08-08 | 2003-02-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-06 | 2006-08-08 | 2007-02-07 | $7700.00 | Window Closed / Lapsed |