Patent US2436199A successfully refreshed from Google Patents.
Patent US2506973A successfully refreshed from Google Patents.
US5621653A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of and an apparatus for converting layout data in conductive portions
Assignee: Fujitsu Ltd
•
Filing: 1995-06-30
•
Granted: 1997-04-15
•
Expires: 2015-06-30
Abstract
Abstract An method of, and an apparatus for, converting layout data of a conductive portion is obtained in which conversion of layout data of the conductive portion is automatically performed in a reduced processing time, designing is performed efficiently, and development stages are reduced in number. The layout data conversion apparatus comprises a basic pattern unit (basic layout pattern), a storage means 1, a design rule memory means 2, a means for storing information about connection between basic pattern units 3, a basic layout pattern generation means 4, a connection determination means 5 for determining whether conductive portions are connected to each other a layer information determining means 6, an element configuration change means 7, a means for detecting and eliminating violation of design rules 8, a means for storing and displaying layout pattern arrangement result information 9, and a computation control means 10 for controlling operations of these means.
Inventors
- 👤 Naoki Yuzawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:28
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
209 words
A layout data conversion method, comprising: performing a predetermined data conversion to correct design data of a semiconductor integrated circuit which is designed by joining basic pattern units which are selected from a pattern unit storage part in which a plurality of basic pattern units having different conductive arrangement patterns are stored, the data conversion being achieved by performing reduction computation to reduce the configurations of the conductive portions or shift computation to change the widths of the conductive portions of the basic pattern units, so as reduce the areas of the conductive portions; analyzing the design data; if conductive portions of adjacent basic pattern units are connected to each other, omitting the data conversion on the conductive portions; omitting the data conversion on a portion of the conductive portion of one of the adjacent basic pattern units which is in contact with the conductive portion of the other one of the adjacent basic pattern units, and performing the data conversion by performing a layout data conversion by changing coordinate values of the design data for a portion of the conductive portion of one of the adjacent basic pattern units which is not in contact with the conductive portion of the other one of the adjacent basic pattern units.
Claim 2
Dependent Claim
209 words
A layout data conversion method, comprising: performing a predetermined data conversion to correct design data of a semiconductor integrated circuit which is designed by joining basic pattern units which are selected from a pattern unit storage part in which a plurality of basic pattern units having different conductive arrangement patterns are stored, the data conversion being achieved by performing reduction computation to reduce the configurations of the conductive portions or shift computation to change the widths of the conductive portions of the basic pattern units, so as reduce the areas of the conductive portions; analyzing the design data; if conductive portions of adjacent basic pattern units are connected to each other, omitting the data conversion on the conductive portions; omitting the data conversion on a portion of the conductive portion of one of the adjacent basic pattern units which is in contact with the conductive portion of the other one of the adjacent basic pattern units, and performing the data conversion by performing a layout data conversion by changing coordinate values of the design data for a portion of the conductive portion of one of the adjacent basic pattern units which is not in contact with the conductive portion of the other one of the adjacent basic pattern units.
Claim 3
Dependent Claim
21 words
A layout data conversion method in accordance with claim 1, wherein the basic pattern units have a multilevel, multilayer hierarchic structure.
Claim 4
Dependent Claim
159 words
A layout data conversion method in accordance with claim 2, wherein after analyzing the design data of a semiconductor integrated circuit formed by a plurality of basic pattern unit sets arranged adjacent each other; if a conductive portion which is formed in one layer of a first basic pattern unit is connected to a conductive portion which is formed in an optional layer of a second basic pattern unit which is arranged adjacent to the first basic pattern unit, the data conversion is not performed on all conductive portions including the conductive portion which is formed in the one layer of the first basic pattern unit, but the data conversion is performed on a conductive portion which is formed in another layer of the first basic pattern unit which is not connected to a conductive portion which is formed in an optional layer of any other basic pattern unit which is arranged adjacent to the first basic pattern unit.
Claim 5
Dependent Claim
162 words
A layout data conversion method, comprising: performing a predetermined data conversion to correct design data of a semiconductor integrated circuit which is designed by joining basic pattern units which are selected from a pattern unit storage part in which a plurality of basic pattern units having different conductive arrangement patterns are stored, the data conversion being achieved by performing reduction computation to reduce the configurations of the conductive portions or shift computation to change the widths of the conductive portions of the basic pattern units, so as to reduce the areas of the conductive portions; forming an imaginary frame portion which surrounds each basic pattern unit of the design data, and if there is a conductive portion which is located within and in contact with the imaginary frame portion, omitting data conversion on this conductive portion but performing data conversion by changing coordinate values of the design data for a conductive portion which is not in contact with the imaginary frame portion.
Claim 6
Dependent Claim
162 words
A layout data conversion method, comprising: performing a predetermined data conversion to correct design data of a semiconductor integrated circuit which is designed by joining basic pattern units which are selected from a pattern unit storage part in which a plurality of basic pattern units having different conductive arrangement patterns are stored, the data conversion being achieved by performing reduction computation to reduce the configurations of the conductive portions or shift computation to change the widths of the conductive portions of the basic pattern units, so as to reduce the areas of the conductive portions; forming an imaginary frame portion which surrounds each basic pattern unit of the design data, and if there is a conductive portion which is located within and in contact with the imaginary frame portion, omitting data conversion on this conductive portion but performing data conversion by changing coordinate values of the design data for a conductive portion which is not in contact with the imaginary frame portion.
Claim 7
Dependent Claim
21 words
A layout data conversion method in accordance with claim 4, wherein the basic pattern units have a multilevel, multilayer hierarchic structure.
Claim 8
Dependent Claim
125 words
A layout data conversion method in accordance with claim 4, wherein in design data of a semiconductor integrated circuit formed by a plurality of basic pattern unit sets arranged adjacent each other: if a conductive portion which is formed in one layer of a first basic pattern unit is connected to the imaginary frame portion of the first basic pattern unit, the data conversion is not performed on all conductive portions including the conductive portion which is formed in the one layer of the first basic pattern unit, but the data conversion is performed on a conductive portion which is formed in another layer of the first basic pattern unit which is not connected to the imaginary frame portion of the first basic pattern unit.
Claim 9
Dependent Claim
16 words
A layout data conversion method in accordance with claim 6, wherein the conductive portions are wiring.
Claim 10
Dependent Claim
196 words
A layout data conversion method in accordance with claim 6, wherein if character information data are registered in the respective basic pattern units or in at least a portion of layout data which are formed by combining a plurality of the basic pattern units, with respect to the conductive portions of the basic pattern units or the layout data which are formed by combining the basic pattern units in which the character information data are registered, the data conversion is not performed on all conductive portions independently of differences in layers which include positional information in which coordinates value data of the character information are set, while with respect to conductive portions of all basic pattern units or the layout data which are formed by combining the basic pattern units which do not include the positional information in which coordinates value data of the character information are set, independently of differences in layers, the data conversion is performed on a conductive portion which is connected to the conductive portions of the adjacent basic pattern units of the layout data or conductive portions other than a conductive portion which is in contact with the imaginary frame portion.
Claim 11
Dependent Claim
58 words
A layout data conversion method in accordance with claim 1 or 4, wherein the conductive portions of the basic pattern units are arranged in a first direction and a second direction which is perpendicular to the first direction, and the data conversion is reduction of the widths of the conductive portions in the first or the second direction.
Claim 12
Dependent Claim
135 words
A layout data conversion apparatus, comprising: basic pattern unit storage means; design rule memory means; means for storing information about connection between basic pattern units; basic layout pattern generation means; connection determination means for determining whether conductive portions are connected to each other; layer information determining means; element configuration change means for changing coordinate values of layout data to reduce the areas of selected conductive potions; means for detecting and eliminating violation of design rules; means for storing and displaying layout pattern arrangement result information; and computation control means for controlling operations of said basic pattern unit storage means, design rule memory means, means for storing connection information, basic layout pattern generation means, connection determination means, layer information determining means, element configuration change means, means for detecting and eliminating, and means for storing and displaying.
Claim 13
Dependent Claim
135 words
A layout data conversion apparatus, comprising: basic pattern unit storage means; design rule memory means; means for storing information about connection between basic pattern units; basic layout pattern generation means; connection determination means for determining whether conductive portions are connected to each other; layer information determining means; element configuration change means for changing coordinate values of layout data to reduce the areas of selected conductive potions; means for detecting and eliminating violation of design rules; means for storing and displaying layout pattern arrangement result information; and computation control means for controlling operations of said basic pattern unit storage means, design rule memory means, means for storing connection information, basic layout pattern generation means, connection determination means, layer information determining means, element configuration change means, means for detecting and eliminating, and means for storing and displaying.
Claim 14
Dependent Claim
145 words
A layout data conversion apparatus, comprising: basic pattern unit storage means; basic layout pattern information memory means; design rule memory means; means for storing information about connection between basic pattern units; basic layout pattern generation means; frame portion setting means; connection determination means for determining whether conductive portions are connected to each other; layer information determining means; element configuration change means for changing coordinate values of layout data to reduce the areas of selected conductive portions; means for detecting and eliminating violation of design rules; means for storing and displaying layout pattern arrangement result information; and computation control means for controlling operations of said basic pattern unit storage means, design rule memory means, means for storing connection information, basic layout pattern generation means, connection determination means, layer information determining means, element configuration change means, means for detecting and eliminating, and means for storing and displaying.
Claim 15
Dependent Claim
145 words
A layout data conversion apparatus, comprising: basic pattern unit storage means; basic layout pattern information memory means; design rule memory means; means for storing information about connection between basic pattern units; basic layout pattern generation means; frame portion setting means; connection determination means for determining whether conductive portions are connected to each other; layer information determining means; element configuration change means for changing coordinate values of layout data to reduce the areas of selected conductive portions; means for detecting and eliminating violation of design rules; means for storing and displaying layout pattern arrangement result information; and computation control means for controlling operations of said basic pattern unit storage means, design rule memory means, means for storing connection information, basic layout pattern generation means, connection determination means, layer information determining means, element configuration change means, means for detecting and eliminating, and means for storing and displaying.
Claim 16
Independent Claim
73 words
A method for converting design data for a semiconductor integrated circuit designed by joining basic pattern units having different conductive patterns arranged therein, comprising: analyzing the design data to determine if conductive patterns of adjacent basic pattern units are connected to each other; and selectively performing data conversion to reduce the areas of selected conductive patterns based on said analyzing step, by changing coordinate values of the design data for selected conductive patterns.
Claim 17
Independent Claim
73 words
A method for converting design data for a semiconductor integrated circuit designed by joining basic pattern units having different conductive patterns arranged therein, comprising: analyzing the design data to determine if conductive patterns of adjacent basic pattern units are connected to each other; and selectively performing data conversion to reduce the areas of selected conductive patterns based on said analyzing step, by changing coordinate values of the design data for selected conductive patterns.
Claim 18
Dependent Claim
44 words
A method as set forth in claim 12, wherein said analyzing step comprises: forming an imaginary frame portion around each basic pattern unit; and determining, for each imaginary frame portion, whether one of the conductive patterns is in contact with the imaginary frame portion.
References Cited (Backward Citations)
US3702004A
Cited
US4500963A
Cited
US4615001A
Cited
US4636965A
Cited
US4803636A
Cited
US4965739A
Cited
US5067091A
Cited
US5247456A
Cited
JPH02181272A
Cited
US5267177A
Cited
JPH04115367A
Cited
US5353235A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |