US5619065A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor package and method for assembling the same
Assignee: SK Hynix Inc
•
Filing: 1994-09-19
•
Granted: 1997-04-08
•
Expires: 2014-09-19
Abstract
Abstract A semiconductor package including a semiconductor chip having at its upper surface a plurality of bonding pads and a tape lead frame having a paddle on which a semiconductor chip is laid, a plurality of inner leads each having a sufficient length to be directly connected with each corresponding bonding pad of the semiconductor chip and a plurality of outer leads each connected with each corresponding inner lead and having a thickness larger than that of the inner lead. The semiconductor chip is die bonded on the paddle of the tape lead frame. An insulating layer is formed over the upper surface of the semiconductor chip except for portions corresponding the bonding pads. Each inner lead has at its one end a bonding bumper for electrically connecting the inner lead with each corresponding bonding pad. Using the epoxy molding compound, the inner leads and the paddle of the tape lead frame, the semiconductor and the insulating layer are molded. Each of the outer leads has a predetermined shaped portion exposed externally from the package.
Inventors
- 👤 Young S. Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 02:40
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/456; H10W70/01; H10W70/04; H10W70/045; H10W70/411; H10W70/415; H10W70/421; H10W70/424; H10W70/427; H10W70/429; H10W70/435; H10W70/464; H10W74/00; H10W74/01; H10W74/016; H10W74/10; H10W74/111; H10W74/127; H10W95/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/00; H10W72/071; H10W72/073; H10W72/07331; H10W72/07336; H10W72/075; H10W72/07531; H10W72/07532; H10W72/07533; H10W72/076; H10W72/07631; H10W72/07632; H10W72/07633; H10W72/30; H10W72/321; H10W72/325; H10W72/351; H10W72/352; H10W72/353; H10W72/354; H10W72/50; H10W72/541; H10W72/5445; H10W90/00; H10W90/701; H10W90/721; H10W90/726; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
176 words
A semiconductor package comprising: a semiconductor chip having at its upper surface a plurality of bonding pads; an insulating layer formed over the upper surface of the semiconductor chip, the insulating layer having open portions corresponding to the bonding pads; a plurality of inner leads, each having at a respective first end a bonding bumper for electrically connecting the inner lead with a respective bonding pad through the open portions of the insulating layer; a plurality of outer leads, each extending immediately from a respective second end of a corresponding inner lead, each of the outer leads having a uniform thickness greater than that of the inner leads and a predetermined shaped portion; a mold body molded substantially at center portions of the inner leads, the mold body surrounding substantially the center portions of the inner leads, excluding the semiconductor chip, to maintain space between the inner leads and space between the outer leads; and a package body being molded and encapsulating the semiconductor chip, the inner leads and the mold body, excluding the outer leads.
Claim 2
Dependent Claim
176 words
A semiconductor package comprising: a semiconductor chip having at its upper surface a plurality of bonding pads; an insulating layer formed over the upper surface of the semiconductor chip, the insulating layer having open portions corresponding to the bonding pads; a plurality of inner leads, each having at a respective first end a bonding bumper for electrically connecting the inner lead with a respective bonding pad through the open portions of the insulating layer; a plurality of outer leads, each extending immediately from a respective second end of a corresponding inner lead, each of the outer leads having a uniform thickness greater than that of the inner leads and a predetermined shaped portion; a mold body molded substantially at center portions of the inner leads, the mold body surrounding substantially the center portions of the inner leads, excluding the semiconductor chip, to maintain space between the inner leads and space between the outer leads; and a package body being molded and encapsulating the semiconductor chip, the inner leads and the mold body, excluding the outer leads.
Claim 3
Dependent Claim
17 words
The semiconductor package in accordance with claim 1, wherein a material of the bonding bumpers is gold.
Claim 4
Dependent Claim
17 words
The semiconductor package in accordance with claim 1, wherein the package body is an epoxy molding compound.
Claim 5
Dependent Claim
20 words
The semiconductor package in accordance with claim 1, wherein the predetermined shaped portion of each outer lead has a J-shape.
Claim 6
Dependent Claim
22 words
The semiconductor package in accordance with claim 1, wherein the predetermined shaped portion of each outer lead has a gull wing shape.
Claim 7
Dependent Claim
33 words
The semiconductor package in accordance with claim 1, wherein the inner leads and the outer leads are materials selected from a group including a copper-iron alloy, a copper-nickel alloy and a copper-tin alloy.
Claim 8
Dependent Claim
31 words
The semiconductor package in accordance with claim 1, wherein the plurality of inner leads and the plurality of outer leads are dipped in KoH and NaOH to provide good adhesive power.
Claim 9
Dependent Claim
29 words
The semiconductor package in accordance with claim 1, wherein the thickness of each of the outer leads is eight to ten times greater than that of the inner leads.
Claim 10
Dependent Claim
20 words
The semiconductor package in accordance with claim 1, wherein the mold body is positioned substantially perpendicular to the inner leads.
Claim 11
Dependent Claim
17 words
The semiconductor package in accordance with claim 9, wherein the mold body has a substantially rectangular configuration.
Claim 12
Dependent Claim
175 words
A semiconductor package comprising: a semiconductor chip having at its upper surface a plurality of bonding pads; an insulating layer formed over the upper surface of the semiconductor chip, the insulating layer having open portions corresponding to the bonding pads; a plurality of inner leads, each having at a respective first end a wire for electrically connecting the inner lead with a respective bonding pad through the open portions of the insulating layer; a plurality of outer leads, each extending immediately from a respective second end of a corresponding inner lead, each of the outer leads having a uniform thickness greater than that of the inner leads and a predetermined shaped portion; a mold body molded substantially at center portions of the inner leads, the mold body surrounding substantially the center portions of the inner leads, excluding the semiconductor chip, to maintain space between the inner leads and space between the outer leads; and a package body being molded and encapsulating the semiconductor chip, the inner leads and the mold body, excluding the outer leads.
Claim 13
Dependent Claim
175 words
A semiconductor package comprising: a semiconductor chip having at its upper surface a plurality of bonding pads; an insulating layer formed over the upper surface of the semiconductor chip, the insulating layer having open portions corresponding to the bonding pads; a plurality of inner leads, each having at a respective first end a wire for electrically connecting the inner lead with a respective bonding pad through the open portions of the insulating layer; a plurality of outer leads, each extending immediately from a respective second end of a corresponding inner lead, each of the outer leads having a uniform thickness greater than that of the inner leads and a predetermined shaped portion; a mold body molded substantially at center portions of the inner leads, the mold body surrounding substantially the center portions of the inner leads, excluding the semiconductor chip, to maintain space between the inner leads and space between the outer leads; and a package body being molded and encapsulating the semiconductor chip, the inner leads and the mold body, excluding the outer leads.
Claim 14
Dependent Claim
17 words
The semiconductor package in accordance with claim 11, wherein the package body is an epoxy molding compound.
Claim 15
Dependent Claim
20 words
The semiconductor package in accordance with claim 11, wherein the predetermined shaped portion of each outer lead has a J-shape.
Claim 16
Dependent Claim
22 words
The semiconductor package in accordance with claim 11, wherein the predetermined shape portion of each outer lead has a gull wing shape.
Claim 17
Dependent Claim
33 words
The semiconductor package in accordance with claim 11, wherein the inner leads and the outer leads materials are selected from a group including a copper-iron alloy, a copper-nickel alloy and a copper-tin alloy.
Claim 18
Dependent Claim
30 words
The semiconductor package in accordance with claim 11, wherein the plurality of inner leads and the plurality of outer leads are dipped in KoH and NaOH to provide adhesive power.
Claim 19
Dependent Claim
29 words
The semiconductor package in accordance with claim 11, wherein the thickness of each of the outer leads is eight to ten times greater than that of the inner leads.
Claim 20
Dependent Claim
20 words
The semiconductor package in accordance with claim 11, wherein the mold body is positioned substantially perpendicular to the inner leads.
Claim 21
Dependent Claim
17 words
The semiconductor package in accordance with claim 18, wherein the mold body has a substantially rectangular configuration.
Claim 22
Dependent Claim
32 words
The semiconductor package in accordance with claim 19, wherein the thickness of each of the outer leads is approximately eight to ten times greater than that of each of the inner leads.
References Cited (Backward Citations)
US3795044A
Cited
US3778685A
Cited
US4210926A
Cited
JPS607747A
Cited
US4711700A
Cited
US4733292A
Cited
US4788583A
Cited
US4920074A
Cited
US5270570A
Cited
US5109270A
Cited
US5097317A
Cited
US5136367A
Cited
US5286342A
Cited
US5221858A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-07 | 2000-10-07 | 2001-04-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-07 | 2004-10-07 | 2005-04-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-07 | 2008-10-07 | 2009-04-08 | $7700.00 | Window Closed / Lapsed |