US5612981A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and methods for improving timing recovery of a system clock
Assignee: Philips North America LLC
•
Filing: 1994-02-15
•
Granted: 1997-03-18
•
Expires: 2014-02-15
Abstract
Abstract Apparatus and methods for improving timing recovery of a system clock by causing its frequency to be within a specified tolerance range during a timing recovery acquisition period for the system clock. The apparatus includes a voltage controlled oscillator for producing the system clock and a non-volatile memory containing an offset value. The non-volatile memory provides an offset value (representing an offset voltage value) which assures that the voltage controlled oscillator receives a voltage value which causes the frequency of the system clock to be within a specified tolerance range. The apparatus may also include a write control unit for determining and updating the offset value for a next timing recovery acquisition period. The methods include steps for performing these operations.
Inventors
- 👤 Cornelis M. Huizer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 16:18
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/12; H04N5/126; H03; H03L; H03L1/00; H03L7/00; H03L7/06; H03L7/08; H03L7/10; H03L7/16; H03L7/18; H04N21/00; H04N21/40; H04N21/43; H04N21/4302; H04N21/4305
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
170 words
An apparatus for providing timing recovery of a system clock, the apparatus comprising: receiving means for receiving program clock references representing predetermined values of an encoder counter clocked by a stable clock having a first frequency; local counter means for producing successive count values at a counter rate; subtractor means for determining difference values, each of the difference values representing a difference between a predetermined value represented by a program clock reference and a current count value of said local counter means when that program clock reference is received; oscillator means for producing the system clock with a second frequency which controls the rate in which said local counter means produces the counts values; and frequency control means for producing frequency control signals which control the second frequency, each of the frequency control signals being derived on the basis of at least one of the difference values and a predetermined offset value which assures that that frequency control signal causes the second frequency to be within a specified tolerance range.
Claim 2
Independent Claim
170 words
An apparatus for providing timing recovery of a system clock, the apparatus comprising: receiving means for receiving program clock references representing predetermined values of an encoder counter clocked by a stable clock having a first frequency; local counter means for producing successive count values at a counter rate; subtractor means for determining difference values, each of the difference values representing a difference between a predetermined value represented by a program clock reference and a current count value of said local counter means when that program clock reference is received; oscillator means for producing the system clock with a second frequency which controls the rate in which said local counter means produces the counts values; and frequency control means for producing frequency control signals which control the second frequency, each of the frequency control signals being derived on the basis of at least one of the difference values and a predetermined offset value which assures that that frequency control signal causes the second frequency to be within a specified tolerance range.
Claim 3
Dependent Claim
80 words
The apparatus as claimed in claim 1, wherein said frequency control means comprises filter means for producing frequency control values, each of the frequency control values being derived on the basis of at least one of the difference values; non-volatile memory means for storing and supplying the offset value; combining means for combining the frequency control values individually with the offset value to obtain combined values; and digital-to-analog converter means for deriving the frequency control signals from the combined values.
Claim 4
Dependent Claim
17 words
The apparatus as claimed in claim 1, wherein said oscillator means is a voltage controlled crystal oscillator.
Claim 5
Dependent Claim
53 words
The apparatus as claimed in claim 1, wherein the specified tolerance range is a range of frequency in which the system clock must operate in order to properly decode a signal encoded in accordance with an encoding standard which prior to encoding had a sampling frequency which was proportional to the first frequency.
Claim 6
Dependent Claim
15 words
The apparatus as claimed in claim 4, wherein the encoding standard is the MPEG standard.
Claim 7
Dependent Claim
51 words
The apparatus as claimed in claim 1, wherein the specified tolerance range is a range of frequency in which the system clock must operate so that operable additional signals can be derived from the system clock and a signal which can be properly decoded on the basis of the system clock.
Claim 8
Dependent Claim
25 words
The apparatus as claimed in claim 6, wherein the the additional signals are components of a television signal used in a conventional NTSC television system.
Claim 9
Independent Claim
344 words
An apparatus providing timing recovery of a system clock, the apparatus comprising: receiving means for receiving (a) program clock references representing predetermined values of an encoder counter clocked by a stable clock having a first frequency and (b) compliance data indicating (i) whether program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and, if so, (ii) an operating range within the specified tolerance range in which the first frequency operated when the encoder counter generated the program clock references; local counter means for producing successive count values at a counter rate; subtractor means for determining difference values, each of the difference values representing a difference between a predetermined value represented by a program clock reference and a current count value of said local counter means when that program clock reference is received; oscillator means for producing the system clock with a second frequency which controls the rate in which said local counter means produces the count values; non-volatile memory means for storing and making available an offset value; frequency control means for (a) producing frequency control values, each of the frequency control values being derived on the basis of at least one of the difference values, (b) for adding the frequency control values individually with the offset value to obtain combined values, and (c) for producing frequency control signals which control the second frequency, the frequency control signals being derived from the combined values; and write control means (a) for determining if (i) the compliance data indicates that the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and (ii) the second frequency falls within the specified tolerance range, and, if so, (b) for writing one of the combined values which produces a frequency control signal causing said oscillator means to produce the system clock such that the second frequency is within the specified tolerance range into said non-volatile memory means to act as the offset value during a next timing recovery acquisition period.
Claim 10
Independent Claim
344 words
An apparatus providing timing recovery of a system clock, the apparatus comprising: receiving means for receiving (a) program clock references representing predetermined values of an encoder counter clocked by a stable clock having a first frequency and (b) compliance data indicating (i) whether program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and, if so, (ii) an operating range within the specified tolerance range in which the first frequency operated when the encoder counter generated the program clock references; local counter means for producing successive count values at a counter rate; subtractor means for determining difference values, each of the difference values representing a difference between a predetermined value represented by a program clock reference and a current count value of said local counter means when that program clock reference is received; oscillator means for producing the system clock with a second frequency which controls the rate in which said local counter means produces the count values; non-volatile memory means for storing and making available an offset value; frequency control means for (a) producing frequency control values, each of the frequency control values being derived on the basis of at least one of the difference values, (b) for adding the frequency control values individually with the offset value to obtain combined values, and (c) for producing frequency control signals which control the second frequency, the frequency control signals being derived from the combined values; and write control means (a) for determining if (i) the compliance data indicates that the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and (ii) the second frequency falls within the specified tolerance range, and, if so, (b) for writing one of the combined values which produces a frequency control signal causing said oscillator means to produce the system clock such that the second frequency is within the specified tolerance range into said non-volatile memory means to act as the offset value during a next timing recovery acquisition period.
Claim 11
Dependent Claim
48 words
The apparatus as claimed in claim 8, wherein said frequency control means comprises: filter means for producing the frequency control values; adder means for adding the frequency control values individually with the offset value; and digital-to-analog converter means for producing the frequency control signals from the combined values.
Claim 12
Dependent Claim
42 words
The apparatus as claimed in claim 9, wherein the write means stores that one of the combined values which first results in the second frequency being within the specified tolerance range as the offset value for the next timing recovery acquisition period.
Claim 13
Dependent Claim
50 words
The apparatus as claimed in claim 9, wherein said write control means determines if the system clock has a frequency which falls within the specified tolerance range on the basis of a frequency difference between the first frequency and the second frequency, the operating range and the specified tolerance range.
Claim 14
Dependent Claim
20 words
The apparatus as claimed in claim 11, wherein the frequency difference is determined on the basis of the difference values.
Claim 15
Dependent Claim
53 words
The apparatus as claimed in claim 11, wherein the frequency difference is determined in accordance with the following relationship: Δ(PCRCV-CCV)Δt, where Δ(PCRCV-CCV) is a change in the difference values and Δt is a particular time period which is long enough to ignore the effects of varying delay in transmitting the program clock references.
Claim 16
Dependent Claim
79 words
The apparatus as claimed in claim 13, wherein there is a range of inaccuracy in the frequency difference, and said write control means determines when the system clock has a frequency which falls within the specified tolerance range on the basis of the following relationship: |i FD|≦1/2|STR|-(1/2(|OR|+|IR|)), where FD is a frequency difference obtained from Δ(PCRCV-CCV)/Δt, STR is the specified tolerance range, OR is the operating range, and IR is the range of inaccuracy of the frequency difference FD.
Claim 17
Dependent Claim
34 words
The apparatus as claimed in claim 9, wherein said write control means determines if the system clock has a frequency which falls within the specified tolerance range on the basis of the difference values.
Claim 18
Dependent Claim
86 words
The apparatus as claimed in claim 9, wherein said write control means determines if the system clock has a frequency which falls within the specified tolerance range in accordance with the following relationship: |Δ(PCRCV-CCV)/Δt|≦1/2|STR.vertline.-(1/2(|OR|+|IR|)), where Δ(PCRCV-CCV) is a change in the difference values, Δt is a particular time period which is long enough to ignore the effects of varying delay in transmitting the program clock references, STR is the specified tolerance range, OR is the operating range, and IR is a range of inaccuracy for Δ(PCRCV-CCV)/Δt.
Claim 19
Independent Claim
156 words
A method for providing timing recovery of a system clock, the method comprising: receiving program clock references representing predetermined values of a counter clocked by a stable clock having a first frequency; producing successive count values at a counter rate; comparing the predetermined values with the current count values and producing frequency control values on the basis of differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received; producing the system clock with a second frequency which controls the counter rate, the second frequency being controlled on the basis of combination values obtained by adding the frequency control values, individually, with a predetermined offset value which when added to each of the frequency control values produces a sum which assures that the second frequency is within the specified tolerance range; and adjusting the second frequency so that it becomes substantially equal to the first frequency.
Claim 20
Independent Claim
156 words
A method for providing timing recovery of a system clock, the method comprising: receiving program clock references representing predetermined values of a counter clocked by a stable clock having a first frequency; producing successive count values at a counter rate; comparing the predetermined values with the current count values and producing frequency control values on the basis of differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received; producing the system clock with a second frequency which controls the counter rate, the second frequency being controlled on the basis of combination values obtained by adding the frequency control values, individually, with a predetermined offset value which when added to each of the frequency control values produces a sum which assures that the second frequency is within the specified tolerance range; and adjusting the second frequency so that it becomes substantially equal to the first frequency.
Claim 21
Dependent Claim
47 words
The method as claimed in claim 17, wherein the offset value is periodically updated with a new value which assures that the second frequency is within the specified tolerance range, the new value not being used as the offset value until a new timing recovery acquisition period.
Claim 22
Dependent Claim
51 words
The method as claimed in claim 16, wherein the specified tolerance range is a range of frequency in which the system clock must operate so that operable additional signals can be derived from the system clock and a signal which can be properly decoded on the basis of the system clock.
Claim 23
Dependent Claim
36 words
The method as claimed in claim 17, wherein the specified tolerance range is a range of frequency in which the system clock must operate so that operable additional signals can be derived from the system clock.
Claim 24
Dependent Claim
25 words
The method as claimed in claim 20, wherein the the additional signals are components of a television signal used in a conventional NTSC television system.
Claim 25
Independent Claim
270 words
A method for providing timing recovery of a system clock in which an offset value to be used therein is derived, the method comprising: receiving (a) program clock references representing predetermined values of a counter clocked by a stable clock having a first frequency and (b) compliance data indicating (i) whether the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and, if so, (ii) an operating range within the specified tolerance range in which the first frequency operated when the encoder counter generated the program clock references; producing successive count values at a counter rate; comparing the predetermined values with the current count values and producing frequency control values on the basis of differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received; producing the system clock with a second frequency which controls the counter rate, the second frequency being controlled on the basis of the frequency control values; adjusting the second frequency on the basis of the frequency control values so that it becomes substantially equal to the first frequency; and obtaining the offset value by (a) determining if (i) the compliance data indicates that the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and (ii) the system clock has frequency which falls within the specified tolerance range, and, if so, (b) making the offset value equal to one of the frequency control values which causes the second frequency to be within the specified tolerance range.
Claim 26
Independent Claim
270 words
A method for providing timing recovery of a system clock in which an offset value to be used therein is derived, the method comprising: receiving (a) program clock references representing predetermined values of a counter clocked by a stable clock having a first frequency and (b) compliance data indicating (i) whether the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and, if so, (ii) an operating range within the specified tolerance range in which the first frequency operated when the encoder counter generated the program clock references; producing successive count values at a counter rate; comparing the predetermined values with the current count values and producing frequency control values on the basis of differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received; producing the system clock with a second frequency which controls the counter rate, the second frequency being controlled on the basis of the frequency control values; adjusting the second frequency on the basis of the frequency control values so that it becomes substantially equal to the first frequency; and obtaining the offset value by (a) determining if (i) the compliance data indicates that the program clock references were generated by the encoder counter when the first frequency was within a specified tolerance range and (ii) the system clock has frequency which falls within the specified tolerance range, and, if so, (b) making the offset value equal to one of the frequency control values which causes the second frequency to be within the specified tolerance range.
Claim 27
Dependent Claim
35 words
The method as claimed in claim 22, wherein the offset value is made equal to that one of the frequency control values which first results in the second frequency being within the specified tolerance range.
Claim 28
Dependent Claim
47 words
The method as claimed in claim 22, wherein determining if the system clock has a frequency which falls within the specified tolerance range occurs on the basis of a frequency difference between the first frequency and the second frequency, the operating range and the specified tolerance range.
Claim 29
Dependent Claim
72 words
The method as claimed in claim 24, wherein the frequency difference is determined in accordance with the following relationship: Δ(PCRCV-CCV)/Δt, where Δ(PCRCV-CCV) is a change in the differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received and Δt is a particular time period which is long enough to ignore the effects of varying delay in transmitting the program clock references.
Claim 30
Dependent Claim
73 words
The method as claimed in claim 25, wherein there is a range of inaccuracy in the frequency difference, and the following relationship is used in determining when the system clock has a frequency which falls within the specified tolerance range: |FD|≦1/2|STR|-(1/2(|OR.vertline.+|IR|)), where FD is a frequency difference obtained from Δ(PCRCV-CCV)/Δt, STR is the specified tolerance range, OR is the operating range, and IR is the range of inaccuracy of the frequency difference FD.
Claim 31
Dependent Claim
103 words
The method as claimed in claim 22, wherein determining if the system clock has a frequency which falls within the specified tolerance range is made in accordance with the following relationship: |Δ(PCRCV-CCV)/Δt|≦1/2|STR.vertline.-(1/2(|OR|+|IR|)), where Δ(PCRCV-CCV) is a change in the differences between the predetermined values and the current count values when the program clock references representing the predetermined values are received, Δt is a particular time period which is long enough to ignore the effects of varying delay in transmitting the program clock references, STR is the specified tolerance range, OR is the operating range, and IR is a range of inaccuracy for Δ(PCRCV-CCV)/Δt.
Claim 32
Dependent Claim
36 words
The apparatus as claimed in claim 1, wherein the specified tolerance range is a range of frequency in which the system clock must operate so that operable additional signals can be derived from the system clock.
Claim 33
Dependent Claim
36 words
The method as claimed in claim 16, wherein the specified tolerance range is a range of frequency in which the system clock must operate so that operable additional signals can be derived from the system clock.
References Cited (Backward Citations)
US4151485A
Cited
US4763342A
Cited
US5337335A
Cited
US5446767A
Cited
EP0577329A2
Cited
US5440259A
Cited
US5381181A
Cited
US5448598A
Cited
US5430485A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-17 | 2000-09-16 | 2001-03-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-17 | 2004-09-16 | 2005-03-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-17 | 2008-09-16 | 2009-03-18 | $7700.00 | Window Closed / Lapsed |