Patent US5612637A successfully refreshed from Google Patents.
US5612637A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Supply and interface configurable input/output buffer
Assignee: National Semiconductor Corp
•
Filing: 1995-05-26
•
Granted: 1997-03-18
•
Expires: 2015-05-26
Abstract
Abstract An input/output buffer including a bidirectional node, an output stage, an input stage, and a control circuit. The output stage has a first n-channel transistor coupled between the bidirectional node and a voltage supply node for pulling-up the bidirectional node, and first and second p-channel transistors coupled between the bidirectional node and the voltage supply node for pulling-up the bidirectional node. The input stage has a first inverter stage coupled between the bidirectional node and a first intermediate node and a second inverter stage coupled between the bidirectional node and a second intermediate node. The input stage also has a second n-channel transistor coupled between the first intermediate node and a ground node and a third n-channel transistor coupled between the second intermediate node and the ground node. The control circuit is coupled to the output stage and to the input stage and enables the output stage when in an output mode and disables the output stage when in an input mode. The control circuit has a first mode which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node and which the enables the second inverter stage and which turns the third n-channel transistor off.
Inventors
- 👤 Michael J. Shay
- 👤 Mark D. Koether
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:47
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018592; H03K19/018585
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
119 words
A buffer circuit, comprising: an output node; a first n-channel transistor coupled between the output node and a voltage supply node for pulling-up the output node; a first p-channel transistor coupled between the output node and the voltage supply node for pulling-up the output node; a second p-channel transistor coupled between the output node and the voltage supply node for pulling-up the output node; and a control circuit which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node, and which enables the first and second p-channel transistors for operation with a second voltage supply level present at the voltage supply node.
Claim 2
Dependent Claim
119 words
A buffer circuit, comprising: an output node; a first n-channel transistor coupled between the output node and a voltage supply node for pulling-up the output node; a first p-channel transistor coupled between the output node and the voltage supply node for pulling-up the output node; a second p-channel transistor coupled between the output node and the voltage supply node for pulling-up the output node; and a control circuit which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node, and which enables the first and second p-channel transistors for operation with a second voltage supply level present at the voltage supply node.
Claim 3
Dependent Claim
34 words
A buffer circuit in accordance with claim 1, further comprising: a voltage regulator coupled to a gate of the first n-channel transistor and to the control circuit for turning the first n-channel transistor on.
Claim 4
Dependent Claim
47 words
A buffer circuit in accordance with claim 1, further comprising: a delay circuit coupled to a gate of the second p-channel transistor and to the control circuit for turning the second p-channel transistor on a delay time period subsequent to the first p-channel transistor being turned on.
Claim 5
Dependent Claim
248 words
An input/output buffer, comprising: a bidirectional node; an output stage having a first n-channel transistor coupled between the bidirectional node and a voltage supply node for pulling-up the bidirectional node, and first and second p-channel transistors coupled between the bidirectional node and the voltage supply node for pulling-up the bidirectional node; an input stage having a first inverter stage coupled between the bidirectional node and a first intermediate node and a second inverter stage coupled between the bidirectional node and a second intermediate node, the input stage having a second n-channel transistor coupled between the first intermediate node and a ground node and a third n-channel transistor coupled between the second intermediate node and the ground node; and a control circuit, coupled to the output stage and to the input stage, which enables the output stage when in an output mode and which disables the output stage when in an input mode, the control circuit having a first mode which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node and which the enables the second inverter stage and which turns the third n-channel transistor off; wherein the control circuit includes a second mode which enables the first and second p-channel transistors for operation with a second voltage supply level present at the voltage supply node, and which enables the first inverter stage and which turns the second n-channel transistor off.
Claim 6
Dependent Claim
248 words
An input/output buffer, comprising: a bidirectional node; an output stage having a first n-channel transistor coupled between the bidirectional node and a voltage supply node for pulling-up the bidirectional node, and first and second p-channel transistors coupled between the bidirectional node and the voltage supply node for pulling-up the bidirectional node; an input stage having a first inverter stage coupled between the bidirectional node and a first intermediate node and a second inverter stage coupled between the bidirectional node and a second intermediate node, the input stage having a second n-channel transistor coupled between the first intermediate node and a ground node and a third n-channel transistor coupled between the second intermediate node and the ground node; and a control circuit, coupled to the output stage and to the input stage, which enables the output stage when in an output mode and which disables the output stage when in an input mode, the control circuit having a first mode which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node and which the enables the second inverter stage and which turns the third n-channel transistor off; wherein the control circuit includes a second mode which enables the first and second p-channel transistors for operation with a second voltage supply level present at the voltage supply node, and which enables the first inverter stage and which turns the second n-channel transistor off.
Claim 7
Dependent Claim
42 words
A buffer circuit in accordance with claim 4, wherein: the first mode disables the first inverter stage and which turns the second n-channel transistor on; and the second mode disables the second inverter stage and which turns the first n-channel transistor on.
References Cited (Backward Citations)
US4472647A
Cited
US5204953A
Cited
US5408626A
Cited
US5259006A
Cited
EP0482336A1
Cited
US5332932A
Cited
US5220209A
Cited
US5189319A
Cited
US5254888A
Cited
US5341045A
Cited
US5300835A
Cited
US5404473A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-17 | 2000-09-16 | 2001-03-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-17 | 2004-09-16 | 2005-03-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-17 | 2008-09-16 | 2009-03-18 | $7700.00 | Window Closed / Lapsed |